



**NTE7228**  
**Integrated Circuit**  
**Fixed Multi-Output Positive Voltage Regulator**  
**10-Lead SIP**

**Description:**

The NTE7228 is a multi-output positive voltage regulator in a 10-Lead SIP type package designed to provide fixed precision output voltages of 5.1V & 8V at current up to 0.5A and 12V at current up to 1A with an external PNP transistor. An internal reset circuit generates a reset pulse when Output 1 decreases below the regulated value. Output 2 and Output 3 can be disabled by TTL input. Protection features include over voltage protection, short circuit protection and thermal shutdown.

**Features:**

- Output Currents up to 0.5A (Output 1 & Output 2)
- Output Current up to 1A with External Transistor (Output 3)
- Fixed Precision Output 1 Voltage 5.1V ±2%
- Fixed Precision Output 2 Voltage 8V ±2%
- Control Signal Generator for Output 3 Voltage (12V ±2%)
- Reset Facility for Output Voltage 1
- Output 2 and Output 3 with Disable by TTL Input
- Current Limit Protection at Each Output
- Thermal Shutdown

**Absolute Maximum Ratings:**

DC Input Voltage, $V_{IN}$ .....	20V
Disable Input Voltage, $V_C$ .....	20V
Output Current, $I_O$ .....	0.5A
Power Dissipation (No Heatsink), $P_D$ .....	1.5W
Junction Temperature, $T_J$ .....	+150°C
Operating Temperature Range, $T_{opr}$ .....	0° to +125°C

**Electrical Characteristics:** ( $V_{IN1} = 7.5V$ ,  $V_{IN2} = 10.5V$ ,  $T_J = +25^{\circ}C$  unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Typ	Max	Unit
Output Voltage 1	$V_O1$	$7.5V < V_{IN1} < 14V$	$I_O1 = 10mA$	5.0	5.1	5.2	V
			$5mA < I_O1 < 500mA$	4.9	5.1	5.3	V
Output Voltage 2	$V_O2$	$10.5V < V_{IN2} < 18V$	$I_O2 = 10mA$	7.84	8.0	8.16	V
			$5mA < I_O2 < 500mA$	7.7	8.0	8.3	V
Dropout Output Voltage	$V_D1$	$I_O1 = 500mA$		-	-	2.5	V
	$V_D2$	$I_O2 = 500mA$		-	-	2.5	V
Line Regulation	$\pm V_O1$	$I_O1 = I_O2 = 200mA$	$7.5V < V_{IN1} < 14V$	-	-	50	mV
	$\pm V_O2$		$10.5V < V_{IN2} < 18V$	-	-	80	mV
Load Regulation	$\pm V_O1$	$5mA < I_O1 < 500mA$		-	-	100	mV
	$\pm V_O2$	$5mA < I_O1 < 500mA$		-	-	160	mV
Output Voltage 3	$V_O3$	$V_{SYS} = 13V$ , $I_O3 = 100mA$		11.7	12.0	12.3	V
Line Regulation 3	$\pm V_O3$	$13V < V_{IN2} < 18V$ , $I_O3 = 100mA$		-	-	120	mV
Load Regulation 3	$\pm V_O3$	$5mA < I_O3 < 1A$		-	-	250	mV
Reset Pulse Delay	$T_{rd}$	$C_D = 100nF$ , Note 1		-	25	-	ms
Saturation Voltage in Reset Condition	$V_{rL}$	$I_6 = 5mA$		-	-	0.4	V
Leakage Current at Pin6	$I_{rH}$	$V_6 = 10V$		-	-	10	$^{\circ}A$
Output Voltage Thermal Drift	$ST_t$	$0^{\circ} < T_J < +125^{\circ}C$ , Note 2		-	100	-	ppm/ $^{\circ}C$
Short Circuit Output Current	$I_{SC1}$	$V_{IN1} = 7.5V$		-	-	1.6	A
	$I_{SC2}$	$V_{IN2} = 10.5V$		-	-	1.6	A
Disable Voltage, High	$V_{disH}$	Output 2 Active		2	-	-	V
Disable Voltage, Low	$V_{disL}$	Output 2 Disabled		-	-	0.8	V
Disable Bias Current	$I_{dis}$	$0V < V_{dis} < 7V$		-100	-	2	$^{\circ}A$
Junction Temperature for TSD	$T_{tsd}$	Note 2		-	145	-	$^{\circ}C$
Quiescent Current	$I_q$	$I_O1 = 10mA$ , Output 2 Disabled		-	-	2	mA
Reset Threshold Voltage	$V_r$	$K = V_O1$		K-0.4	K-0.25	K-0.1	V
Reset Threshold Hysteresis	$V_{rth}$	Note 1		20	50	100	mA

Note 1. To check the reset circuit, the reset output is low to discharge the delay capacitor (=  $C_D$ ). If it's less than  $V_O1 - 0.25V$ . And the reset output is high when the delay capacitor voltage linearly increased by the internal current source ( $10^{\circ} A$ ) if it's more than  $V_O1 - 0.2V$ . The equations of delay time is the same as below.  $T_{rd} = (C_D \times 2.5) / 10^{\circ} A$ .

Note 2. These parameters, although guaranteed, are not 100% tested in production.

**Pin Connection Diagram**  
(Front View)

<b>10</b>	Output 3
<b>9</b>	Output 1
<b>8</b>	Output 2
<b>7</b>	Control
<b>6</b>	RESET
<b>5</b>	GND
<b>4</b>	Disable
<b>3</b>	DEL. CAP
<b>2</b>	V <sub>IN2</sub>
<b>1</b>	V <sub>IN1</sub>

