

October 2008

# FDS4559\_F085

## 60V Complementary PowerTrench®MOSFET

## **General Description**

This complementary MOSFET device is produced using Fairchild's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.

### **Applications**

- DC/DC converter
- · Power management
- LCD backlight inverter



### **Features**

Q1: N-Channel


4.5 A, 60 V 
$$R_{DS(on)} = 55 \ m\Omega \ @ \ V_{GS} = 10V$$
 
$$R_{DS(on)} = 75 \ m\Omega \ @ \ V_{GS} = 4.5V$$


Q2: P-Channel

$$-3.5 \text{ A}, -60 \text{ V} \text{ R}_{DS(on)} = 105 \text{ m}\Omega \text{ @ V}_{GS} = -10 \text{V}$$

$$R_{DS(on)} = 135 \text{ m}\Omega @ V_{GS} = -4.5V$$

- Qualified to AEC Q101
- RoHS Compliant





## Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter		Q1	Q2	Units
V <sub>DSS</sub>	Drain-Source Voltage		60	-60	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	±20	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	4.5	-3.5	Α
	- Pulsed		20	-20	
P <sub>D</sub>	Power Dissipation for Dual Operation		2	W	
	Power Dissipation for Single Operation (Note 1a)		1.		
		(Note 1b)	1.	2	
		(Note 1c)	2	2	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to	+150	°C

### **Thermal Characteristics**

R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W

**Package Marking and Ordering Information** 

Device Marking	Device	Reel Size	Tape width	Quantity
FDS4559	FDS4559_F085	13"	12mm	2500 units

©2008 Fairchild Semiconductor Corporation

<b>Symbol</b>	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Drain-So	ource Avalanche Rating	QS (Note 1)			•		•
W <sub>DSS</sub>	Single Pulse Drain-Source Avalanche Energy	$V_{DD} = 30 \text{ V}, \qquad I_{D} = 4.5 \text{ A}$	Q1			90	mJ
I <sub>AR</sub>	Maximum Drain-Source Avalanche Current		Q1			4.5	А
Off Cha	racteristics						
BV <sub>DSS</sub>	Drain-Source Breakdown	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Q1	60			V
	Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	Q2	-60			
∆BV <sub>DSS</sub>	Breakdown Voltage	$I_D = 250 \mu\text{A}$ , Referenced to 25°C	Q1		58		mV/°C
ΔTJ	Temperature Coefficient	$I_D = -250 \mu\text{A}$ , Referenced to 25°C	Q2		-49		
I <sub>DSS</sub>	Zero Gate Voltage Drain	$V_{DS} = 48 \text{ V}, V_{GS} = 0 \text{ V}$	Q1 Q2			1	μΑ
ı	Current Gate-Body Leakage	$V_{DS} = -48 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	Q2 Q1			-1	nA
GSS	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	Q2			<u>+</u> 100 +100	IIA
0 01	4 • 4•	VGS - <u>1</u> 20 V, VDS - 0 V	QZ			1100	
	racteristics (Note 2)	Tu					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	Q1	1	2.2	3	V
$\Delta V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = -250 \mu A$ $I_D = 250 \mu A$ , Referenced to 25°C	Q2 Q1	<u>–1</u>	-1.6 -5.5	-3	mV/°C
$\Delta V_{GS(th)}$ $\Delta T_J$	Temperature Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to 25°C $I_D = -250 \mu\text{A}$ , Referenced to 25°C	Q2		-3.5 4		mv/°C
R <sub>DS(on)</sub>	Static Drain-Source	$V_{GS} = 10 \text{ V}, I_D = 4.5 \text{ A}$	Q1		42	55	mΩ
VDS(on)	On-Resistance	$V_{GS} = 10 \text{ V}, I_{D} = 4.5 \text{ A}, T_{J} = 125^{\circ}\text{C}$	Q I		72	94	11152
					55	75	
		$V_{GS} = 4.5 \text{ V}, I_D = 4 \text{ A}$ $V_{GS} = -10 \text{ V}, I_D = -3.5 \text{ A}$	Q2		82	105	
		$V_{GS} = -10 \text{ V}, I_D = -3.5 \text{ A}, T_J = 125^{\circ}\text{C}$	Q.2		130	190	
					105	135	
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = -4.5 \text{ V}, I_D = -3.1 \text{ A}$ $V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$	Q1	20			Α
5(0.1)		$V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$	Q2	-20			
g <sub>FS</sub>	Forward Transconductance	$V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$ $V_{DS} = 10 \text{ V}, I_D = 4.5 \text{ A}$	Q1		14		S
		$V_{DS} = -5 \text{ V}, I_{D} = -3.5 \text{ A}$	Q2		9		
Dynami	c Characteristics						
Ciss	Input Capacitance	Q1	Q1		650		pF
		$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$	Q2		759		
Coss	Output Capacitance	f = 1.0 MHz	Q1		80		pF
		Q2	Q2		90		
$C_{rss}$	Reverse Transfer	$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0  MHz	Q1		35		pF
	Capacitance	1 = 1.0 WH 12	Q2		39		
witchin	g Characteristics (Note 2	2)					
	Turn-On Delay Time	Q1	Q1		11	20	ns
(OII)	· · · · · · · · · · · · · · · · · · ·	$V_{DD} = 30 \text{ V}, I_D = 1 \text{ A},$	Q2		7	14	
	Turn-On Rise Time	$V_{GS} = 10V$ , $R_{GEN} = 6 \Omega$	Q1		8	18	ns
			Q2		10	20	
(off)	Turn-Off Delay Time	Q2	Q1		19	35	ns
		$V_{DD} = -30 \text{ V}, I_D = -1 \text{ A},$	Q2		19	34	
	Turn-Off Fall Time	$V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$	Q1		6	15	ns
	T / 10 / 01		Q2		12	22	<u> </u>
l <sub>g</sub>	Total Gate Charge	Q1	Q1		12.5	18	nC
	2-1- 2	$V_{DS} = 30 \text{ V}, I_{D} = 4.5 \text{ A}, V_{GS} = 10 \text{ V}$	Q2		15	21	
gs	Gate-Source Charge	Q2	Q1		2.4		nC
	Gate-Drain Chargo	$V_{DS} = -30 \text{ V}, I_{D} = -3.5 \text{ A}, V_{GS} = -10 \text{ V}$	Q2		2.5		nC
gd	Gate-Drain Charge	1.03 . 33 1, 10 = 3.071, 165 = 101	Q1 Q2		2.6 3.0		IIC

## **Electrical Characteristics** (continued) T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Drain-Source Diode Characteristics and Maximum Ratings							
Is	Maximum Continuous Drain-Source Diode Forward Current		Q1			1.3	А
			Q2			-1.3	
V <sub>SD</sub>	Drain-Source Diode Forward	$V_{GS} = 0 \text{ V}, I_S = 1.3 \text{ A} \text{ (Note 2)}$ $V_{GS} = 0 \text{ V}, I_S = -1.3 \text{ A} \text{ (Note 2)}$	Q1	·	0.8	1.2	V
	Voltage	$V_{GS} = 0 \text{ V}, I_{S} = -1.3 \text{ A}$ (Note 2)	Q2		-0.8	-1.2	

1. R<sub>BJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a) 78°C/W when mounted on a 0.5 in<sup>2</sup> pad of 2 oz copper



b) 125°C/W when mounted on a .02 in<sup>2</sup> pad of 2 oz copper



c) 135°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width <  $300\mu s$ , Duty Cycle < 2.0%




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.




Figure 7. Gate Charge Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 8. Capacitance Characteristics.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. On-Region Characteristics.




Figure 13. On-Resistance Variation with Temperature.




Figure 15. Transfer Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.





Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.







Figure 17. Gate Charge Characteristics.








Figure 19. Maximum Safe Operating Area.

Figure 20. Single Pulse Maximum Power Dissipation.




Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Build it Now™ CorePLUS™ CorePOWER™  $CROSSVOLT^{TM}$  $\mathsf{CTL}^{\mathsf{TM}}$ 

Current Transfer Logic™ EcoSPARK®

EfficentMax™ EZSWITCH™ \*

airchild®

Fairchild Semiconductor® FACT Quiet Series™

FACT<sup>®</sup> FAST® FastvCore™ FlashWriter® \*

F-PFS™

FRFET® Global Power Resource<sup>SM</sup>

Green FPS™ Green FPS™ e-Series™

GTO™

IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™

MillerDrive™ MotionMax™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR®

 $\mathsf{PDP}\;\mathsf{SPM}^{\mathsf{TM}}$ Power-SPM™ PowerTrench® PowerXS™

Programmable Active Droop™ QFĔT®

QS<sup>TM</sup> Quiet Series™ RapidConfigure™

Saving our world, 1mW /W /kW at a time™ SmartMax™

SMART START™ SPM<sup>®</sup> STEALTH™ SuperFET™

SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS™ SyncFET™

SYSTEM ® SGENERAL

The Power Franchise®

bwer franchise TinyBoost™ TinyBuck™ TinyLogic<sup>®</sup>
TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ μSerDes™

UHC® Ultra FRFET™ UniFET™ VCX<sup>TM</sup>

VisualMax™ XS™

\* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Farichild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Farichild strongly encourages customers to purchase Farichild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Farichild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I37