Rayson Bluetooth ® Module

CSR8600 serial Stereo Speaker A2DP Module - CSR8630

BTM-630

Features

- Fully Qualified Bluetooth v4.0.
- Integrated Switched-Mode Regulator.
- Integrated Battery Charger.
- Embedded Kalimba DSP Co-Processor.
- High-performance Stereo codec with stereo line input.
- CSR's latest CVC technology for narrowband and wideband voice connections including wind noise reduction.
- Multipoint A2DP connection enables a headset(A2DP) connection to 2 A2DP source device for music playback.
- Audio interfaces: Line-in
- Serial interfaces: USB 2.0
- SBC,MP3, AAC, Faststream decoder support.
- Wired Audio support
- Voice prompts support
- RoHS compliant.
- Small outline. 16 x15 x1.8mm


Applications

- Bluetooth stereo speakers
- A2DP audio sink (including multipoint) for music Streaming

Outline



Block Diagram



General Electrical Specification

Ratings	Min.	Max.
Storage Temperature	-40 °C	+85 °C
Supply Voltage (VCHG)	-0.4V	5.75V
Supply Voltage (VREG_ENABLE,VBAT_SENSE)	-0.4V	4.2V
Supply Voltage (LED[2:0])	-0.4V	4.4V
Supply Voltage (PIO_POWER)	-0.4V	3.6V
Recommended Operating Condition:		
Operating Condition		
Operating Temperature range	-20 ℃	+75 ℃
Supply Voltage (VBAT)	2.7V	4.25V
Supply Voltage (VCHG)	4.75V / 3.10 V	5.25V
Supply Voltage (VREG_ENABLE,VBAT_SENSE)	0V	4.2V
Supply Voltage (LED[2:0])	1.10V	4.25V
Supply Voltage (PIO_POWER)*	1.7V	3.6V

1.8V Switch-mode Regulator

1.8V Switch-mode Regulator	Min	Тур	Max	Unit
Input voltage (VBAT)	2.70	3.70	4.25	V
Output voltage (1V8_SMPS)	1.70	1.80	1.90	V
Normal Operation				
Transient settling time	-	30	-	μs
Load current	-	-	185	mA
Current available for external use, stereo audio with 16Ω load ^(a)	-	-	25	mA
Peak conversion efficiency	-	90	-	%
Switching frequency	3.63	4.00	4.00	MHz
Low-power Mode, Automatically Entered in Deep Sleep				
Transient settling time	-	200	-	μs
Load current	0.005	-	5	mA
Current available for external use	-	-	5	mA
Peak conversion efficiency	-	85		%
Switching frequency	100	-	200	kHz

⁽a) More current available for audio loads above 16Ω .

Regulator Enable

VREG_ENABLE, Switching Threshold	Min	Тур	Max	Unit
Rising threshold	1.0	-	-	V

When using the integrated regulators the voltage regulator enable pin, VREG_ENABLE, enables the MODULE and the following regulators:

- 1.8V switch-mode regulator
- 1.35V switch-mode regulator
- Low-voltage VDD_DIG linear regulator
- Low-voltage VDD_AUX linear regulator

The VREG_ENABLE pin is active high.

MODULE boots-up when the voltage regulator enable pin is pulled high, enabling the regulators. The firmware then latches the regulators on, it is then permitted to release the voltage regulator enable pin.

The status of the VREGENABLE pin is available to firmware through an internal connection. VREGENABLE also works as an input line.

Battery Charger

Battery Charger	Min	Тур	Max	Unit
Input voltage, VCHG ^(a)	4.75 / 3.10	5.00	5.25	V

(a) Reduced specification from 3.1 to 4.75. Full specification > 4.75V.

Trickle Charge Mode		Min	Тур	Max	Unit
Charge current I _{trickle} , as percentage of fast charge current		8	10	12	%
V _{fast} rising threshold		-	2.9	-	V
V _{fast} rising threshold trim step size		-	0.1	-	٧
V _{fast} falling threshold		-	2.8	-	V
Fast Charge Mode		Min	Тур	Max	Unit
Charge current during constant	Max, headroom > 0.55V	194	200	206	mA
Current mode, I _{fast}	Min, headroom > 0.55V		10		mA
Reduced headroom charge current, As a percentage of I _{fast}	Mid, headroom=0.15V	50	-	100	%
I-CTRL charge current step size		-	10	-	mA
V _{float} threshold, calibrated		4.16	4.20	4.24	V
Standby Mode		Min	Тур	Max	Unit
Voltage hysteresis on VBAT, V _{hyst}		100	-	150	mV
Error Charge Mode		Min	Тур	Max	Unit
Headroom ^(a) error rising threshold		30	-	50	mV
Headroom ^(a) error threshold hysteresis	3	20	-	30	mV

External Charge Mode	Min	Тур	Max	Unit
Fast charge current, I _{fast}	200	-	500	mA
Control current into CHG_EXT	0	-	20	mA
Voltage on CHG_EXT	0		5.75	V
External pass device h _{fe}	-	50	-	-
Sense voltage, between VBAT_SENSE and VBAT at maximum current	195	200	205	mV

⁽a) In the external mode, the battery charger meets all the previous charger electrical characteristics and the additional or superseded electrical characteristics are listed in this table.

The battery charger hardware is controlled by the VM. The battery charger has 5 modes:

- Disabled
- Trickle charge
- Fast charge
- Standby: fully charged or float charge
- Error: charging input voltage, VCHG, is too low

The battery charger operating mode is determined by the battery voltage and current.

The internal charger circuit can provide up to 200mA of charge current, for currents higher than this the MODULE can control an external pass transistor

The external mode is for charging higher capacity batteries using an external pass device. The current is controlled by sinking a varying current into the CHG_EXT pin, and the current is determined by measuring the voltage drop across a resistor, Rsense, connected in series with the external pass device, see Figure 4.2.1. The voltage drop is determined by looking at the difference between the VBAT_SENSE and VBAT pins. The voltage drop across Rsense is typically 200mV. The value of the external series resistor determines the charger current. This current can be trimmed with a PS Key.

In Figure 4.2.1, R1 (220m Ω) and C1 (4.7 μ F) form a RC snubber that is required to maintain stability across all battery ESRs. The battery ESR must be <1.0 Ω




Figure 4.2.1: Battery Charger External Mode Typical Configuration




Figure 4.2.2: Optional Ancilliary Circuits

In Figure 4.2.2, Optional fast charge, $400 \text{m}\Omega$ = 500m. Connect VBAT_SENSE to VBAT if not using this circuit.

Stereo Codec: Analogue to Digital Converter

Analogue to Digital Converter							
Parameter	Conditions		Min	Тур	Max	Unit	
Resolution	-		-	-	16	Bits	
Input Sample Rate,			8		48	kHz	
Fsample	-		0	-	40	KIIZ	
Maximum ADC Input	0dB = 1600mVpk-pk		13		2260	mVpk-pk	
Signal Amplitude	odb – Toodiiiv pk-pk		13		2200	ΠΙΙΦΡΚ-ΡΚ	
	fin = 1kHz	F _{sample}					
	B/W = 20Hz→Fsample/2	8kHz	-	95	-	dB	
SNR	(20kHz max)	16kHz	-	93	-	dB	
SNK	A-Weighted	32kHz	-	94	-	dB	
	THD+N < 1%	44.1kHz	-	92	-	dB	
	1.6Vpk-pk input	48kHz	-	91	-	dB	
	fin = 1kHz	F _{sample}					
THD+N	B/W = 20Hz→Fsample/2						
ITHUTN	(20kHz max)	8kHz	-	0.0085	-	%	
	1.6Vpk-pk input	48kHz	-	0.0129	-	%	
Digital gain	Digital gain resolution = 1/3	2	-24	-	21.5	dB	
	Pre-amplifier setting = 0dB,	9dB, 21dB					
Analagua gain	or30dB		-3		40	40	
Analogue gain	Analogue setting = -3dB to	Analogue setting = -3dB to 12dB in 3dB		-	42	dB	
	steps						
Stereo separation (cros	sstalk)		-	-88	-	dB	

Stereo Codec: Digital to Analogue Converter

Digital to Analogue Converter

Parameter	Conditions	Conditions		Min	Тур	Max	Unit
Resolution	-			-	-	16	Bits
Output Sample				8	_	96	kHz
Rate, Fsample	-			O	-	90	KI IZ
	fin = 1kHz	Fsample	Load				
	B/W = 20Hz→20kHz	48kHz	100kΩ	-	95	-	dB
SNR	A-Weighted THD+N < 0.1%	48kHz	32Ω	-	95	-	dB
0dB	0dBFS input	48kHz	16Ω	-	94	-	dB
		Fsample	Load				
		8kHz	100kΩ	-	0.0029	-	%
	fin = 1kHz	8kHz	32Ω	-	0.0024	-	%
THD+N	B/W = 20Hz→20kHz	8kHz	16Ω	-	0.0039	-	%
	0dBFS input	48kHz	100kΩ	-	0.0034	-	%
		48kHz	32Ω	-	0.0031	-	%
		48kHz	16Ω	-	0.0032	-	%
Digital Gain	Digital Gain Resolution	Digital Gain Resolution = 1/32		-24	-	21.5	dB
Analogue Gain	Analogue Gain Resolu	Analogue Gain Resolution = 3dB		-21	-	0	dB
Output voltage	Full-scale swing (differ	ential)		-	-	778	mV rms

Digital

Digital Terminals	Min	Тур	Max	Unit					
Input Voltage									
V _{IL} input logic level low	-0.4	-	0.4	V					
V _{IH} input logic level high	0.7xPIO_POWER	-	PIO_POWER+0.4	V					
Tr/Tf	-	-	25	ns					
Output Voltage	Output Voltage								
V _{OL} output logic level low, I _{OL} = 4.0mA	-	-	0.4	V					
V _{OH} output logic level high, I _{OH} = -0.4mA	0.75xPIO_POWER	-	-	V					
Tr/Tf	-	-	5	ns					
Input and Tristate Currents									
Strong pull-up	-150	-40	-10	uA					
Strong pull-down	10	40	150	uA					
Weak pull-up	-5	-1.0	-0.33	uA					
Weak pull-down	0.33	1.0	5.0	uA					
C₁ input Capacitance	1.0		5.0	pF					

LED Driver Pads

LED Driver Pads		Min	Тур	Max	Unit
Current, I _{PAD}	High impedance state	-	-	5	μΑ
	Current sink state	-	-	10	mA
LED pad voltage, V _{PAD}	I _{PAD} = 10mA	-	-	0.55	V
LED pad resistance	V _{PAD} < 0.5V	-	-	40	Ω
V _{OL} output logic level low ^(a)		-	0	-	V
V _{OH} output logic level high ^(a)		-	0.8	-	V
V _{IL} input logic level low		-	0	-	V
V _{IH} input logic level high		-	0.8	-	V

(a) LED output port is open-drain and requires a pull-up




Figure 2.1: LED Equivalent Circuit

From Figure 2.1 it is possible to derive Equation 2.1 to calculate ILED. If a known value of current is required through the LED to give a specific luminous intensity, then the value of RLED is calculated.

$$I_{LED} = \frac{VDD - V_F}{R_{LED} + R_{ON}}$$

Equation 2.1: LED Current

For the LED pads to act as resistance, the external series resistor, RLED, needs to be such that the voltage drop across it, VR, keeps VPAD below 0.5V. Equation 2.2 also applies.

Equation 2.2: LED PAD Voltage

Note:

The LED current adds to the overall current. Conservative LED selection extends battery life.

Auxiliary ADC

Auxiliary ADC	Min	Тур	Max	Unit
Resolution	-	-	10	Bits
Input voltage range(a)	0	-	1.35	V

Accuracy	INL	-1	-	1	LSB
(Guaranteed monotonic)	DNL	0	-	1	LSB
Offset		-1	ı	1	LSB
Gain error		-0.8	-	0.8	%
Input bandwidth		-	100	-	kHz
Conversion time		1.38	1.69	2.75	μs
Sample rate(b)		-	-	700	Samples/s

⁽a) LSB size = VDD_AUX/1023

Auxiliary DAC

Auxiliary DAC	Min	Тур	Max	Unit
Resolution	-	-	10	Bits
Supply voltage, VDD_DAC	1.30	1.35	1.40	V
Output voltage range	0	-	1.35	V
Full-scale output voltage	1.30	1.35	1.40	V
LSB size	0	1.32	2.64	mV
Offset	-1.32	0	1.32	mV
Integral non-linearity	-1	0	1	LSB
Settling time(a)	-	-	250	ns

⁽a) The settling time does not include any capacitive load

Power Consumption

DUT Role	Connection		Packet Type	Packet Size	Average Current	Unit
Slave	sco		HV3	30	11.0	mA
Slave	eSCO		EV3	30	11.8	mA
Slave	eSCO		2EV3	60	9.2	mA
Slave	SCO	2-mic CVC	HV3	30	12.6	mA
Slave	eSCO	2-mic CVC	2EV3	60	10.8	mA
Slave	eSCO	2-mic CVC	2EV3	60	11.4	mA
Slave	Stereo high quality SBC: SBC 48KHz sampling No sniff				13.3	mA

⁽b) The auxiliary ADC is accessed through a VM function. The sample rate given is achieved as part of this function.

	Stereo high quality					
Slave	■ MP3			12.5	mA	
Slave	■ 48KHz sampling			12.5	ША	
	■ No sniff					
Slave	ACL	Sniff = 500ms	-	ı	213	mA
Slave	ACL	Sniff = 1280ms	-	-	142	mA
Master	sco		HV3	30	10.8	mA
Master	eSCO		EV3	30	11.2	mA
Master	eSCO		2EV3	60	8.8	mA
Master	sco	2-mic CVC	HV3	30	12.5	mA
Master	eSCO	2-mic CVC	2EV3	60	10.5	mA
Master	eSCO	2-mic CVC	2EV3	60	11.0	mA
Master	ACL	Sniff = 500ms	-	-	197	mA
Master	ACL	Sniff = 1280ms			142	mA

Note:

Current consumption values are taken with:

- VBAT pin = 3.7V
- RF TX power set to 0dBm
- No RF retransmissions in case of eSCO
- Microphones and speakers disconnected
- Audio gateway transmits silence when SCO/eSCO channel is open
- LEDs disconnected
- AFH classification master disabled

RF Specification: Basic Data Rate

Transmitter(Temperature=+20°C)

RF Characteristics,	Min	Тур	Max	Bluetooth	Unit
VDD = 1.35V				Specification	
Maximum RF transmit power	0	2	4	-6 to +4	dBm
RF power control range	3	4.5	5.5	2<=PC<=8	dB
20dB bandwidth for modulated carrier	_	900	-	≤1000	kHz
Adjacent channel transmit power F = F0 ± 2MHz	_	-32	-	≤-20	dBm
Adjacent channel transmit power F = F0 ± 3MHz	_	-38	-	≤-40	dBm
Adjacent channel transmit power F = F0 ± > 3MHz	-	-65	-	≤-40	dBm
Δf1avg Maximum Modulation	_	165	-	140 <f1avg<175< td=""><td>kHz</td></f1avg<175<>	kHz
Δf2max Minimum Modulation	_	140	-	115	kHz
Δf1avg/Δf2avg	_	0.9	-	≥0.80	
Initial carrier frequency tolerance	_	±15	-	±75	kHz
Drift Rate		±7		±20	kHz/50µ

Drift (single slot packet)	-	±10	-	±25	kHz
Drift (five slot packet)	-	±10	-	±40	kHz
2nd Harmonic Content	-	-27	-	≤-30	dBm
3rd Harmonic Content	-	-26	-	≤-30	dBm

Receiver(Temperature=+20°C)

RF Characteristics,	Frequency	Min	Тур	Max	Bluetooth	Unit
VDD = 1.35V	(GHz)				Specification	
Sensitivity at 0.1% BER	2.402	-	-81	-77	≤-70	dBm
for all packet types	2.441	-	-87	-83]	
	2.480	-	-87	-83	1	
Maximum received signal at 0.1% BER		-	>-10		≥-20	dBm
C/I co-channel		-	5	-	≤11	dB
Adjacent channel selectivity C/I		-	-5	-	≤0	dB
F = F0 + 1MHz						
Adjacent channel selectivity C/I		-	-2	-	≤0	dB
F = F0 - 1MHz						
Adjacent channel selectivity C/I		-	-40	-	≤-30	dB
F = F0 + 2MHz						
Adjacent channel selectivity C/I		-	-32	-	≤-20	dB
F = F0 - 2MHz						
Adjacent channel selectivity C/I		-	-47	-	≤-40	dB
F = F0 + 3MHz						
Adjacent channel selectivity C/I		-	-45	-	≤-40	dB
F = F0 - 5MHz						
Adjacent channel selectivity C/I		-	-29	_	≤-9	dB
F = FImage						
Maximum level of intermodulation		-	-15	-	≥-39	dBm
interferers						
Spurious output level		-	-155	-		dBm/Hz

BTM-630 Pin Functions

No.	Pin Name	Pin Type	Pin Description
1.	SPKR_RN	Analogue out	Speaker output negative, right
2.	SPKR_RP	Analogue out	Speaker output positive, right
3	SPKR_LN	Analogue out	Speaker output negative, left
4	SPKR_LP	Analogue out	Speaker output positive, left

5	RF_GND	RF_GND	RF GND		
6.	RF GND	RF_GND	RF GND		
7	BT_RF	RF	Bluetooth 50Ω transmitter output / receiver input		
8	RF_GND	RF_GND	RF GND		
9.	RF_GND	RF_GND	RF GND		
10	AIO[0]	Bidirectional	Analogue programmable input / output line.		
	, [6]	Bidirectional	The state of the s		
11.	PIO[21]	with weak	Programmable input / output line 21.		
	[]	pull-down	i Togrammable input / Output illie 21.		
		Bidirectional			
12.	PIO[18]	with weak	Programmable input / output line 18.		
		pull-down	and the second s		
		Bidirectional	Programmable input / output line 17.		
13.	PIO[17]	with strong	Alternative function:		
		pull-down	■ UART_CTS: UART clear to send, active low		
			Programmable input / output line 16.		
		Bidirectional	Alternative function:		
14.	PIO[16]	with strong	■ UART_RTS: UART request to		
		pull-up	send, active low		
15.	GND	GND	Common Ground		
		Bidirectional	Programmable input / output line 14.		
16.	PIO[14]	with strong	Alternative function:		
		pull-up	■ UART_RX: UART data input		
		Bidirectional	Programmable input / output line 15.		
17.	PIO[15]	with strong	Alternative function:		
		pull-up	■ UART_TX: UART data output		
		Bidirectional	Programmable input / output line 13.		
18.	PIO[13]	with strong	Alternative function:		
		pull-down	■ QSPI_IO[1]: SPI flash data bit 1		
		Bidirectional	Programmable input / output line 11.		
19	PIO[11]	with strong	Alternative function:		
	[]	pull-down	■ QSPI_IO[0]: SPI flash data bit 0		
			■ I2C_SDA: I²C serial data line		
		Bidirectional	Programmable input / output line 10.		
20	20 PIO[10] with strong pull-down		Alternative function:		
			■ QSPI_FLASH_CLK: SPI flash clock		
			■ I2C_SCL: I²C serial clock line		
		Bidirectional	Programmable input / output line 12.		
21.	PIO[12]	with strong	Alternative function:		
		pull-up	■ QSPI_FLASH_CS#: SPI flash chip		
			select		

			■ I2C_WP: I ² C bus memory write	
			protect line	
		Bidirectional	protect line	
22.	PIO[7]	with strong	Programmable input / output line 7.	
22.	110[1]	pull-down	r rogrammable input / output ime /.	
		Bidirectional		
23.	PIO[6]	with strong	Programmable input / output line 6.	
25.	1 10[0]	pull-down	1 Togrammable input? output inic o.	
		Input with		
24.	RSTB	strong pull-up	Reset if low. Pull low for minimum 5ms to cause a reset.	
25	PIO POWER	Power supply	Positive supply for PIO	
26.	VREG_ENABLE	Analogue	Regulator enable input	
		- menegar	SPI/PCM select input:	
27.	SPI PCM#	Input with weak	■ 0 = PCM/PIO interface	
		pulldown	■ 1 = SPI	
28.	VCHG	Charger input	Lithium ion/polymer battery charger input	
29.	GND	GND	Common Ground	
30.	GND	GND	Common Ground	
			External battery charger control.	
			External battery charger transistor base control when	
31.	CHG_EXT		using	
			external charger boost. Otherwise leave unconnected.	
	VDAT OFNOE		Battery charger sense input.	
32.	VBAT_SENSE		Connect directly to the battery positive pin.	
33.	VBAT	Battery terminal	Lithium ion/polymer battery positive terminal. Battery	
33.	VBAT	+ve	charger output and input to switch-mode regulator	
34.	1V8_SMPS	Power supply	1.8V Output	
			Programmable input / output line 5.	
		Bidirectional	Alternative function:	
35.	PIO[5]	with weak	■ SPI_CLK: SPI clock	
		pull-down	■ PCM1_CLK: PCM1 synchronous	
			data clock	
			Programmable input / output line 4.	
		Bidirectional	Alternative function:	
36.	PIO[4]	with weak	■ SPI_CS#: chip select for SPI, active	
		pull-down	low	
		•	■ PCM1_SYNC: PCM1 synchronous	
			data sync	
	7.0.0	Bidirectional	Programmable input / output line 3.	
37	PIO[3]	with weak	Alternative function:	
		pull-down	■ SPI_MISO: SPI data output	

			■ PCM1_OUT: PCM1 synchronous		
			data output		
			Programmable input / output line 2.		
		Bidirectional	Alternative function:		
38.	PIO[2]	with weak	■ SPI_MOSI: SPI data input		
	[2]	pull-down	■ PCM1_IN: PCM1 synchronous data		
			input		
			Programmable input / output line 9.		
		Bidirectional	Alternative function:		
39.	PIO[9]	with strong	■ UART_CTS: UART clear to send,		
		pull-down	active low		
			Programmable input / output line 8.		
	Diores	Bidirectional	Alternative function:		
40.	PIO[8]	with strong	■ UART_RTS: UART request to		
		pull-up	send, active low		
		Bidirectional	Programmable input / output line 1.		
41.	PIO[1]	with strong	Alternative function:		
		pull-up	■ UART_TX: UART data output		
		Bidirectional	Programmable input / output line 0.		
42.	PIO[0]	with strong	Alternative function:		
		pull-up	■ UART_RX: UART data input		
43.	GND	GND	Common Ground		
44.	USB_DN	Bidirectional	USB data minus		
45.	USB DP	Bidirectional	USB data plus with selectable internal		
-101	005_5.	Bidirectional	1.5kΩ pull-up resistor		
			LED driver.		
46.	LED[2]	Bidirectional	Alternative function: programmable		
			output PIO[31]		
			LED driver.		
47.	LED[1]	Bidirectional	Alternative function: programmable		
			output PIO[30].		
			LED driver.		
48.	LED[0]	Bidirectional	Alternative function: programmable		
			output PIO[29].		
49.	NC				
50.	NC	A1- ·	Line in a transfer of the LD		
51.	LINE_BN	Analogue in	Line input negative, channel B		
52.	LINE_BP	Analogue in	Line input positive, channel B		
53.	LINE_AN	Analogue in	Line input negative, channel A		
54.	LINE_AP	Analogue in	Line input positive, channel A		
55.	AGND	AGND	AUDIO GND		

USB Interface

MODULE has a full-speed (12Mbps) USB interface for communicating with other compatible digital devices.

The USB interface on MODULE acts as a USB peripheral, responding to requests from a master host controller.

MODULE contains internal USB termination resistors and requires no external resistor matching.

MODULE supports the Universal Serial Bus Specification, Revision v2.0 (USB v2.0 Specification), supports USB standard charger detection and fully supports the USB Battery Charging Specification, available from http://www.usb.org. For more information on how to integrate the USB interface on MODULE see the Bluetooth and USB Design Considerations Application Note.

As well as describing USB basics and architecture, the application note describes:

- Power distribution for high and low bus-powered configurations
- Power distribution for self-powered configuration, which includes USB VBUS monitoring
- USB enumeration
- Electrical design guidelines for the power supply and data lines, as well as PCB tracks and the effects of ferrite beads
- USB suspend modes and Bluetooth low-power modes:
 - Global suspend
 - Selective suspend, includes remote wake
 - Wake on Bluetooth, includes permitted devices and set-up prior to selective suspend
 - Suspend mode current draw
 - PIO status in suspend mode
 - Resume, detach and wake PIOs
- Battery charging from USB, which describes dead battery provision, charge currents, charging in suspend modes and USB VBUS voltage consideration
- USB termination when interface is not in use
- Internal modules, certification and non-specification compliant operation

Programming and Debug Interface

MODULE provides a debug SPI interface for programming, configuring (PS Keys) and debugging the MODULE. Access to this interface is required in production. Ensure the 4 SPI signals and the SPI/PCM# line are brought out to either test points or a header. To use the SPI interface, the SPI/PCM# line requires the option of being pulled high externally.

Analogue I/O Ports, AIO

MODULE has 1 general-purpose analogue interface pin, AIO[0]. Typically, this connects to a thermistor for battery pack temperature measurements during charge control.

Reset, RST#


MODULE is reset from several sources:

- RST# pin
- Power-on reset
- USB charger attach reset
- Software configured watchdog timer

The RST# pin is an active low reset and is internally filtered using the internal low frequency clock oscillator. Rayson recommends applying RST# for a period >5ms.


At reset the digital I/O pins are set to inputs for bidirectional pins and outputs are set to tristate.

Dimension




Reflow profile

Reflow profile requirements				
Parameter Specification	Reference	Specification		
Average temperature gradient in preheating		1~2.5°C/s to 175°C equilibrium.		
Soak time	T _{soak}	120~180 seconds		
Time above 217°C (T ₁)	t ₁	45~90 seconds		
Peak temperature in reflow	T ₂	250°C (-0/+5°C)		
Time at peak temperature	t ₂	6 seconds		
Temperature gradient in cooling		6°C/second max.		



包裝示意圖


Packing diagram



托盤一盤可裝50PCS

Each tray contains 50 pcs of module 314*140*7.5mm (L*W*H)

托盤共計11層,最上層不放模組50*10=500PCS Total 11 trays are stacked up with a empty tary on the top 50*10=500pcs






將裝入模組的拖盤放入防靜電鋁箔袋中進行真空 The stacked trays are loaded into a antistatic vacuum bag




一個鋁箔袋放一個內盒50*10=500pcs The vacuum bag will be placed in the box,50*10=500pcs 在盒外正面加貼型號黏標

Stick the model name lable at the front side of the box 四個內盒裝一個外箱,500*4=2000PCS Each carton contains four boxes,500*4=2000PCS

在鋁箔袋外,貼型號黏標及防靜电黏標,烘烤說明標籤 Stick the antistaic label and model name label and Moisture Sensitive Label on the vacuum bag





型號黏標 Model name label

外箱粘標貼於外箱側嘜 Stick carton label at the side