

PHY link status
TCP connection status

Optional_I2C_SCL0
Optional_I2C_SDA0

Optional_SPL_SSEL0
Optional_SPL_SCLK0
Optional_SPL_MISO0
Optional_SPL_MOSI0

PC_08 STATUS_LED0
PC_09 STATUS_LED1
PC_10 U_TXD2
PC_11 U_RXD2
PC_12 Expansion_GPIO_D
PC_13 Expansion_GPIO_C
PC_14 Expansion_GPIO_B
PC_15 Expansion_GPIO_A

PD_00 CRS
PD_01 RXDV
PD_02 RXD0
PD_03 RXD1
PD_04 RXD2
PD_06 RXD3



SPI_MOSI1
SPI_MISO1
SPI_SCLK1
SPI_SSEL1

U_RXD0
U_TXD0
U_RTS0
U_CTS0
BOOT
U_DTR0
APP_BOOT
STATUS

PB_03
PB_02
PB_01
PB_00



PA_14
PA_13
PA_12
PA_11
PA_10
PA_09
PA_08
PA_07

For Serial Flash Pins


with PHY_LINK Status function (output signal)
with HW_Trigger pin function (output signal)

MDIO(PB_14),MDC(PB_15) pin is should be handled as GPIOs.


PA_00 is PHY LINK check pin(input). This pin checks PHY link from peer
This pin should be connected to the LINK status signal of the RJ-45.



Title *			WIZnet Co., Ltd. 5F, Humax Village Hwangseaul-ro, Bundang-gu Seongnam-si, Gyeonggi-do South Korea	
Size: A4	Number:*	Revision:*		
Date: 2018-08-03	Sheet of			
Team: Team Module	Drawn By: Edward			



Do it round routing from x-tal trace.
As close to below layer GND as possible



As close to chip pin13 as possible





As close to chip pin31 as possible

As close to chip pin28 as possible

<Ethernet line routing>
Do not position to other elements(R,L,C) to RJ-45 below
There should be no other signal under the differential signal.



COL signal is During the normal operation, this pin outputs a high status signal it means collision is detected.

Title *			WIZnet Co., Ltd. 5F, Humax Village Hwangseaul-ro, Bundang-gu Seongnam-si, Gyeonggi-do South Korea	
Size: A4	Number:*	Revision:*		
Date: 2018-08-03	Sheet of			
Team: Team Module		Drawn By: Edward		



Mode	U4	R14	R17	R18
Active High(Default)	Mount		Mount	
Active Low		Mount		Mount

RESET



Title *			WIZnet Co., Ltd. 5F, Humax Village Hwangseaul-ro, Bundang-gu Seongnam-si, Gyeonggi-do South Korea	
Size: A4	Number:*	Revision:*		
Date: 2018-08-03	Sheet of			
Team: Team Module		Drawn By: Edward		