

VS1010d - Mp3 Player IC with USB and SD card Interfaces

Analog Hardware Features

- Stereo 16-bit Mems Mic audio interface
- Two 24-bit audio DACs
- Stereo earphone driver for 30 Ω load
- 12-bit ADC, 3-7 external inputs
- Operation from single power supply, three programmable internal regulators

Digital Hardware Features

- 75 MIPS VS_DSP⁴ processor core
- 16 KiB instruction RAM (4 KiWord)
- Up to 64 KiB virtual instruction RAM using built-in translation lookaside buffer
- 64 KiB data RAM (2 \times 16 KiWord)
- USB 2.0 Hi-Speed (480 Mbit/s) Device / Host
- I2S and SPDIF digital audio interfaces
- SD Card interface
- 2 SPI bus interfaces
- 2 UART interfaces
- All digital pins are user configurable for general purpose IO
- Flexible clock selection, default operation from 12.288 MHz
- Internal PLL clock multiplier for digital logic
- RTC
- 128-bit AES hardware decryption

Firmware and VSOS Features


- Decoders: MP3, WAV PCM from ROM. AAC, WMA, Ogg Vorbis with special software (restrictions apply, see Chapter 6, *Supported Decoders and File Formats*).
- File I/O for SD cards
- USB host and slave libraries
- Extensive audio DSP library
- Flexible boot options
- Easy-to-write software interface with VSIDE

Applications

- Portable recorders
- Digital docking stations
- MP3 players
- Wireless headphones
- Audio co-processor

Overview

VS1010d is a flexible audio platform device. It is built around VS_DSP⁴, which is a powerful DSP (Digital Signal Processor) core. The digital interfaces provide flexible access to external devices in standalone applications and flexible digital audio data inputs and outputs when the device is used as an audio signal processor in more complex systems. The analog interfaces provide high-quality audio outputs, and the control ADC can be used for example for interfacing a resistive touch panel.



Contents

VS1010d Front Page	1
Table of Contents	2
List of Figures	6
1 Disclaimer	7
2 Licenses	7
3 Definitions	7
4 Characteristics & Specifications	8
4.1 Absolute Maximum Ratings	8
4.2 Recommended Operating Conditions	9
4.3 Analog Characteristics of Audio Outputs	10
4.4 SAR Characteristics	11
4.5 Analog Characteristics of Regulators	11
4.6 Analog Characteristics of USB_VDD input	12
4.7 Analog Characteristics of VHIGHS voltage monitor	12
4.8 Analog Characteristics of CVDD voltage monitor	12
4.9 Power Button Characteristics	12
4.10 Digital Characteristics	12
4.11 Power Consumption	13
4.11.1 Digital Power Consumption	13
4.11.2 Analog Power Consumption	13
4.11.3 I/O Power Consumption	14
4.11.4 Example Power Consumption	14
5 Package and Pin Descriptions	15
5.1 LQFP-48 Package	15
5.2 QFN-68 Package, Current	17

5.3	QFN-68 Package, Obsoleted, Do Not Use for New Designs	20
5.4	QFN-68 Pin Assignments	21
5.5	VS1010d LQFP-48 and QFN-68 Pin Descriptions	22
5.6	VS1010d Boot Mode Options and Pins	25
5.7	PCB Layout Recommendations	26
5.8	Differences Between LQFP-48 and QFN-68 Package Options	26
6	Supported Decoders and File Formats	27
6.1	File Formats Supported by Internal ROM Code	27
6.2	File Formats Supported by Loading Decoders into RAM	27
7	Supported Music File Storage Media	28
8	Example Schematic	29
9	VS1010d General Description	30
9.1	VS1010d Internal Architecture	31
9.1.1	Regulator Section	31
9.1.2	I/O Section	32
9.1.3	Digital Section	32
9.2	Analog Section	34
10	Oscillator and Reset Configuration	35
11	VS1010d Peripherals and Registers	36
11.1	The Processor Core	36
11.2	VS1010d Memory Map	36
11.3	VS1010d Peripherals	37
11.4	Interrupt Controller	38
11.4.1	Interrupt Controller Registers	39
11.4.2	Interrupt Enable INT_ENABLE[0/1]_[H/L]P	39
11.4.3	Interrupt Origin INT_ORIGIN[0/1]	39
11.4.4	Interrupt Vector INT_VECTOR	40

11.4.5	Interrupt Enable Counter INT_ENCOUNTER	40
11.4.6	Interrupt Global Disable INT_GLOB_DIS	40
11.4.7	Interrupt Global Enable INT_GLOB_ENA	41
11.5	PLL Clock Domain Control Registers	42
11.5.1	General Purpose Software Registers	42
11.5.2	Peripheral I/O Control	42
11.5.3	PLL Clock Control	43
11.6	XTALI Clock Domain Control Registers	45
11.6.1	Analog Control Registers	45
11.6.2	Regulator and Peripheral Clock Control Registers	48
11.7	DAC, DAO, SRC: Audio Playback Interfaces	49
11.7.1	DAC: Primary Audio Path 24-bit Sample Rate Upconverter with Filters	50
11.7.2	DAC_VOL: Primary Audio Path Volume Control	52
11.7.3	DAOSET: Secondary Audio Path	53
11.7.4	SRC: Filterless Sample Rate Converter Registers	54
11.8	SPI Peripherals	55
11.9	Common Data Interfaces	59
11.9.1	SD Card Interface	62
11.9.2	SPI Slave Peripheral	64
11.9.3	AES Peripheral	66
11.10	USB Peripheral	67
11.10.1	USB Peripheral Registers	68
11.10.2	USB Receiver	71
11.10.3	USB Clocking Modes	72
11.10.4	USB Host	72
11.11	GPIO: Interruptable General Purpose IO Ports 0-2	73
11.12	S/PDIF Peripheral	75
11.12.1	S/PDIF Receiver	75
11.12.2	S/PDIF Receiver Registers	76
11.12.3	S/PDIF Receiver Sample Rate Estimation	79

11.12.4 S/PDIF Transmitter	79
11.12.5 S/PDIF Transmitter Registers	80
11.13 UART (Universal Asynchronous Receiver/Transmitter) Peripheral	83
11.13.1 UART Peripheral Registers	83
11.14 Watchdog Peripheral	85
11.14.1 Watchdog Registers	85
11.15 I2S Peripheral	86
11.15.1 I2S Peripheral Registers	86
11.16 Timer Peripheral	88
11.16.1 Timer Peripheral Registers	88
11.17 RTC: Real Time Clock	90
11.17.1 RTC Peripheral Registers	90
11.18 SAR: 12-Bit Successive Approximation Register Analog-to-Digital Converter	92
11.19 Mems Mic Interface	94
11.20 PWM: Pulse Width Modulation Unit	95
12 Document Version Changes	96
13 Contact Information	98

List of Figures

1	VS1010d LQFP-48 photo	15
2	VS1010d pin configuration, LQFP-48	16
3	VS1010d pins, LQFP-48	16
4	VS1010d top photo, QFN-68, two different marking styles	17
5	VS1010d bottom photo, QFN-68	17
6	VS1010d top view, QFN-68	18
7	VS1010d bottom view, QFN-68	19
8	VS1010d side view, QFN-68	19
9	VS1010d dimensions, QFN-68	19
10	VS1010d top and side views, QFN-68, obsoleted. Do not use this package revision as a basis for new PCB design	20
11	VS1010d bottom view, QFN-68, obsoleted. Do not use this package revision as a basis for new PCB design	20
12	VS1010d 68-pin QFN pin assignment	21
13	VS1010d example schematic. Please see VS1010d Developer Board for another example schematic	29
14	VS1010d external interfaces	30
15	VS1010d block diagram	31
16	User's memory map	36
17	VS1010d playback (DA) audio paths	49
18	Block diagram of data interfaces	59
19	VS1010d USB block diagram	67
20	VS1010d UTM functional block diagram	68
21	USB packet format	71
22	S/PDIF frame format	75
23	S/PDIF sub-frame format	75
24	RS232 serial interface protocol	83
25	I2S frame format	86
26	PWM Unit timing diagram	95

1 Disclaimer

This is a *preliminary* datasheet. All properties and figures are subject to change.

2 Licenses

This Chapter intentionally left blank.

3 Definitions

B Byte, 8 bits.

b Bit.

Ki “Kibi” = 2^{10} = 1’024 (IEC 60027-2).

Mi “Mebi” = 2^{20} = 1’048’576 (IEC 60027-2).

Gi “Gibi” = 2^{30} = 1’073’741’824 (IEC 60027-2).

VS_DSP VLSI Solution’s DSP core.

VSOS VLSI Solution’s Operating System

W Word. In VS_DSP, instruction words are 32-bit and data words are 16-bit wide.

4 Characteristics & Specifications

4.1 Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Regulator input voltage	VHIGH	-0.3	5.25	V
Analog Positive Supply	AVDD	-0.3	3.6	V
Digital Positive Supply	CVDD	-0.3	1.95	V
Digital RTC Supply	RTCVDD	-0.3	1.95	V
I/O Positive Supply	IOVDD	-0.3	3.6	V
Voltage at Any Digital Input ³		-0.3	IOVDD+0.3 ¹	V
Voltage at Power Button	PWRBTN	-0.3	3.6	V
Voltage at XTAL Pins	XTALI, XTALO	-0.3	CVDD+0.3 ⁴	V
Voltage at RTC Pins	XTALI_RTC, XTALO_RTC	-0.3	CVDD+0.3 ⁴	V
Total Injected Current on Pins			±200 ²	mA
Operating Temperature		-40	+85	°C
Storage Temperature		-65	+150	°C

¹ Must not exceed 3.6 V

² Latch-up limit

³ Except XRESET pin, where Max is CVDD+0.3 V

⁴ Must not exceed 1.95 V

4.2 Recommended Operating Conditions

Voltage Specification					
Parameter	Symbol	Min	Typ	Max	Unit
Operating temperature		-40		+85	°C
Analog and digital ground ¹	AGND DGND		0.0		V
Regulator input voltage ²	VHIGH ⁵	AVDD+0.3	4.0	5.25	V
Analog positive supply, VREF=1.23V ³	AVDD	2.60	2.8	3.6	V
Analog positive supply, VREF=1.65V ^{3,4}	AVDD	3.30	3.3	3.6	V
Digital positive supply ³	CVDD	1.65	1.8	1.95	V
Digital RTC supply ⁶	RTCVDD	1.2	1.5	1.95	V
I/O positive supply ³	IOVDD	1.8	2.8	3.6	V

¹ Must be connected together as close the device as possible for latch-up immunity.

² At least 4.0 V is required for compliant USB level.

³ Regulator output of the device.

⁴ Default VREF is 1.65V, ROM code sets at the beginning of first played song.

⁵ 3.7V battery connected to VHIGH is valid operating condition at both VREF settings. It's not necessary to consider the low battery voltage situation in this respect.

⁶ If unused, leave floating. Never connect to ground.

Oscillator Specification					
Parameter	Symbol	Min	Typ	Max	Unit
Input clock frequency ¹	XTALI	11	12.288 ²	13	MHz
Input clock duty cycle		40	50	60	%
Oscillator frequency tolerance			+/-10		ppm
Startup time			1		ms
Internal clock frequency, USB connected	CLKU	60		60	MHz
Internal clock frequency, USB disconnected	CLKI			75	MHz
RTC clock frequency ³	XTALI_RTC		32768		Hz
RTC frequency tolerance			+/-100		ppm
RTC oscillator startup time			1000		ms

¹ The maximum sample rate that can be played with correct speed is XTALI/128. With 11 MHz XTALI sample rates over 85937 Hz are played at 85937 Hz.

² When full speed (FS) or Hi-Speed (HS) USB is used it is recommended that XTALI of 12.288 MHz or 12.0 MHz is used. The ROM USB firmware assumes XTALI = 12.288 MHz.

³ The 32.768 kHz crystal is optional, but required for RTC time counter.

4.3 Analog Characteristics of Audio Outputs

Unless otherwise noted: AVDD=3.3 V, CVDD=1.8 V, IOVDD=2.8 V, VREF_{ref}=1.6 V, TA=+25°C, XTAL=12.288 MHz, Internal Clock Multiplier 3.0×. DAC tested with -3 dB of full scale output sine wave, measurement bandwidth 20..20000 Hz, analog output load: LEFT to CBUF 30 Ω, RIGHT to CBUF 30 Ω.

DAC Characteristics					
Parameter	Symbol	Min	Typ	Max	Unit
DAC Resolution			24		bits
Dynamic range (DAC unmuted, A-weighted, min gain)	IDR		100		dB
S/N ratio (full scale signal, no load)	SNR		92		dB
S/N ratio (full scale signal, 30 ohm load)	SNRL		90		dB
Total harmonic distortion, -3dB level, no load	THD		0.01		%
Total harmonic distortion, -3dB level, 30 ohm load	THDL		0.05		%
Crosstalk (L/R to R/L), 30 ohm load, without CBUF ¹	XTALK1		-75		dB
Crosstalk (L/R to R/L), 30 ohm load, with CBUF	XTALK2		-54		dB
Gain mismatch (L/R to R/L)	GERR	-0.5		0.5	dB
Frequency response	AERR	-0.05		0.05	dB
Full scale output voltage	LEVEL		1.0		V _{rms}
Deviation from linear phase	PH		0	5	°
Analog output load resistance	AOLR		30 ²		Ω
Analog output load capacitance	AOLC			100 ³	pF
DC level, V _{ref} =1.2 V (CBUF, LEFT, RIGHT)	VREF	1.1		1.3	V
DC level, V _{ref} =1.6 V (CBUF, LEFT, RIGHT)	VREF	1.5		1.7	V
CBUF disconnect current (short-circuit protection)			130	200	mA

¹ Loaded from Left/Right pin to analog ground via 100 μF capacitors.

² AOLR may be lower than *Typical*, but distortion performance may be compromised. Also, there is a maximum current that the internal regulators can provide.

³ CBUF must have external 10 Ω + 47 nF load, LEFT and RIGHT must have external 20 Ω + 10 nF load for optimum stability and ESD tolerance.

4.4 SAR Characteristics

SAR Characteristics					
Parameter	Symbol	Min	Typ	Max	Unit
SAR resolution			12		bits
Input amplitude range		0		AVDD	V
SAR sample rate ¹				100	kHz
Integral Nonlinearity	INL		+/-2		LSB
Differential Nonlinearity	DNL		+/-0.5		LSB

¹ Is dependent on XTALI.

4.5 Analog Characteristics of Regulators

Parameter	Symbol	Min	Typ	Max	Unit
IOVDD					
Recommended voltage setting range		1.7		3.6	V
Voltage setting step size		55	60	65	mV
Default setting, reset mode ¹			1.8		V
Default setting, active mode ²			3.6		V
Load regulation			4.0		mV/mA
Line regulation from VHIGH			2.0		mV/V
Continuous current			30 ⁴	60	mA
CVDD					
Recommended voltage setting range		1.65		1.95	V
Voltage setting step size		25	30	35	mV
Default setting, reset mode ¹			1.8		V
Default setting, active mode ²			1.8		V
Continuous current			25 ⁴	70	mA
Load regulation			2.0		mV/mA
Line regulation from VHIGH			2.0		mV/V
AVDD					
Recommended voltage setting range		2.6		3.6	V
Voltage setting step size		35	40	45	mV
Default setting, reset mode ¹			2.5		V
Default setting, active mode ²			2.7		V
Continuous current			30 ⁴	70	mA
Load regulation			1.5		mV/mA
Line regulation from VHIGH			2.0		mV/V
PWRBTN					
Minimum startup voltage threshold			1.2		V
Minimum startup pulse length			100		ms

¹ Device enters reset mode when XRESET pin is pulled low.

² Device enters active mode when XRESET pin is pulled high after reset mode.

⁴ Device is tested with a 30 mA load.

4.6 Analog Characteristics of USB_VDD input

Parameter	Symbol	Min	Typ	Max	Unit
Input voltage		VHIGH+0.5	5.0	5.5	V
Charge cut off voltage			4.20		V
Ihold			0.080		mA
Ioff			0		mA
Icharge1			50		mA
Icharge2			65		mA
Icharge3			75		mA

4.7 Analog Characteristics of VHIGH voltage monitor

Parameter	Symbol	Min	Typ	Max	Unit
Trigger voltage	AMON		$1.07 \times AVDD$		V
Hysteresis			50		mV

4.8 Analog Characteristics of CVDD voltage monitor

Parameter	Symbol	Min	Typ	Max	Unit
Trigger voltage	CMON	1.40	1.45		V
Hysteresis			2		mV

4.9 Power Button Characteristics

Unless otherwise noted: VHIGH = 4.0..5.3 V

Parameter	Symbol	Min	Typ	Max	Unit
Power button activation threshold	PBTHR		1.0		V

4.10 Digital Characteristics

Parameter	Symbol	Min	Typ	Max	Unit
High-Level Input Voltage		$0.7 \times IOVDD$		$IOVDD + 0.3$	V
Low-Level Input Voltage		-0.2		$0.3 \times IOVDD$	V
High-Level Output Voltage, -1.0 mA load ¹		$0.7 \times IOVDD$			V
Low-Level Output Voltage, 1.0 mA load ¹				$0.3 \times IOVDD$	V
XTALO high-level output voltage, -0.1 mA load		$0.7 \times CVDD$			V
XTALO low-level output voltage, 0.1 mA load				$0.3 \times CVDD$	V
Input leakage current		-1.0		1.0	μA
Rise time of all output pins, load = 30 pF ¹				50	ns

¹ LQFP pins GPIO0_[8:0], GPIO1_[14:0]. QFN pins GPIO0_[10:0], GPIO1_[14:0], GPIO2_[15:0].

4.11 Power Consumption

4.11.1 Digital Power Consumption

The following power consumptions are, unless otherwise noted, obtained with the following parameters: decoding 128 kbit/s 44.1 kHz stereo MP3 from RAM memory to analog output, CVDD = 1.67 V, AVDD = 3.6 V, IOVDD = 3.3 V, $V_{ref} = 1.6$ V, XTALI = 12.288 MHz.

Digital Current Consumption from CVDD, MP3 decode						
Parameter	Symbol	Min	Typ	Max	Unit	
Firmware default setup after startup, CLKI = 60.000 MHz	ID60MP3		24.4		mA	
Using PLL clock instead of RF clock, CLKI = 61.440 MHz			16.5		mA	
After powering down unused peripherals, CLKI = 61.440 MHz	ID61MP3		13.4		mA	
Setting CLKI = 36.684 MHz ¹	ID36MP3		12.0		mA	
Setting CLKI = 24.576 MHz	ID24MP3		11.1		mA	
Decode 96 kbit/s 16 kHz stereo MP3, CLKI = 12.288 MHz	ID12MP3		7.4		mA	
Decode 56 kbit/s 16 kHz mono MP3, CLKI = 6.144 MHz	ID06MP3		3.8		mA	
Check for Key push using GPIO, CLKI = 12.000 kHz	ID12KHZ		0.1		mA	

¹ This clock is enough to decode all MP3 streams with some to spare.

The following table shows the digital power consumption when the processor is running but sitting idle >95 % of the time.

Digital Current Consumption from CVDD, Processor Idle						
Parameter	Symbol	Min	Typ	Max	Unit	
CLKI = 61.440 MHz	ID61IDLE		7.1		mA	
CLKI = 24.576 MHz	ID24IDLE		4.6		mA	
CLKI = 12.288 MHz	ID12IDLE		3.0		mA	
CLKI = 6.144 MHz	ID06IDLE		1.6		mA	

4.11.2 Analog Power Consumption

The following power consumptions are, unless otherwise noted, obtained with the following parameters: decoding 128 kbit/s 44.1 kHz stereo MP3 from RAM memory to analog output, CVDD = 1.67 V, AVDD = 2.75 V / 3.60 V for $V_{ref} = 1.2$ V / 1.6 V, respectively, IOVDD = 3.3 V, XTALI = 12.288 MHz, CLKI = 24.576 MHz.

Typical Analog Current Consumption from AVDD						
Parameter	Symbol	$V_{ref} = 1.2$ V		$V_{ref} = 1.6$ V		Unit
		30 Ω	10 k Ω	30 Ω	10 k Ω	
Full-scale 1 kHz sine wave, full volume ¹	IAFSxxVyy ²	42.0	5.4	57.4	8.7	mA
Loud music, full volume	IA0DBxxVyy ²	11.2	5.3	15.6	8.1	mA
Loud music, -20 dB volume	IA20DBxxVyy ²	5.6	5.3	8.3	8.0	mA
Silence	IASILxxVyy ²	5.4	5.3	8.1	8.0	mA
Mute (analog drivers off)	IAMxxVyy ²	1.8	1.8	2.5	2.5	mA

¹ Output signal approximately 660 mVrms for $V_{ref} = 1.2$ V, and 900 mVrms for $V_{ref} = 1.6$ V.

² Replace xx with 12 for $V_{ref} = 1.2$ V and 16 for $V_{ref} = 1.6$ V. Replace yy with 30 for 30 Ω load, and with HI for 10 k Ω load.

4.11.3 I/O Power Consumption

The following power consumptions are, unless otherwise noted, obtained with the following parameters: decoding 128 kbit/s 44.1 kHz stereo MP3 from RAM memory to analog output, CVDD = 1.67 V, AVDD = 3.6 V, XTALI = 12.288 MHz, no specific I/O activity.

Digital Current Consumption from CVDD, MP3 decode					
Parameter	Symbol	Min	Typ	Max	Unit
IOVDD = 3.6 V	IIO36		1.51		mA
IOVDD = 3.3 V	IIO33		1.20		mA
IOVDD = 2.7 V	IIO27		0.85		mA
IOVDD = 1.8 V	IIO18		0.46		mA

4.11.4 Example Power Consumption

Let's assume a system with an earphone output and audio playback capability. Let's further assume that the system could be run at CVDD = 1.67 V, AVDD = 2.70 V ($V_{ref} = 1.2$ V), IOVDD = 3.3 V.

The VS1010d typical power consumption decoding a 128 kbit/s MP3 stream to 30 Ω earphones, would be approximately:

$$I_{tot} = ID36MP3 + IA20DB12V30 + IIO33 = 12.0 \text{ mA} + 5.6 \text{ mA} + 1.20 \text{ mA} = 18.8 \text{ mA}.$$

This figure needs to be rounded slightly up because the digital current figures don't include reading the file from external memory, or a user interface. Note that the figures assume that all VS1010d peripherals that are not being used have been powered down or their clock gates have been closed (see registers CLK_CF and REGU_CF). Note also that the external memory used for playback, e.g. an SD card, can often consume significant amounts of current.

5 Package and Pin Descriptions

5.1 LQFP-48 Package

LQFP-48 is a 7x7 mm, lead (Pb) free and RoHS-compliant package. RoHS is a short name of *Directive 2002/95/EC on the restriction of the use of certain hazardous substances in electrical and electronic equipment*.

A VS1010d device LQFP-48 package photo is shown in Figure 1.

The VS1010d device LQFP-48 pin configuration is shown in Figures 2 and 3.

LQFP-48 package dimensions are available at <http://www.vlsi.fi/>.



Figure 1: VS1010d LQFP-48 photo




Figure 2: VS1010d pin configuration, LQFP-48




Figure 3: VS1010d pins, LQFP-48

5.2 QFN-68 Package, Current

QFN-68 is a 8x8x0.8 mm, lead (Pb) free and RoHS-compliant package. RoHS is a short name of *Directive 2002/95/EC on the restriction of the use of certain hazardous substances in electrical and electronic equipment*.

QFN package photos and two different marking styles are presented in Figures 4 and 5.

This is the current package and the only package of this kind since datecode 2010. Use this package revision as a basis for PCB design.

QFN package and pin dimensions are shown in Figures 6, 7, 8, and 9. For more information about the QFN-68 package and its dimensions visit <http://www.vlsi.fi/>.




Figure 4: VS1010d top photo, QFN-68, two different marking styles





Figure 5: VS1010d bottom photo, QFN-68



TOP VIEW

Figure 6: VS1010d top view, QFN-68




Figure 7: VS1010d bottom view, QFN-68




Figure 8: VS1010d side view, QFN-68

	SYMBOL	MIN.	NOM	MAX.
Total thickness	A	0.80	0.85	0.90
Standoff	A1	0.00	0.02	0.05
Mold thickness	A2	0.60	0.65	0.70
Lead thickness	A3	0.20 REF.		
Body size	D	7.95	8.00	8.05
	E	7.95	8.00	8.05

	SYMBOL	MIN.	NOM	MAX.
Lead width	b	0.15	0.20	0.25
Exposed pad width	D2	6.00	6.10	6.20
Exposed pad length	E2	6.00	6.10	6.20
Lead pitch	e	0.400 BSC		
Lead length	L	0.30	0.40	0.50
Lead count	N	68L		

Figure 9: VS1010d dimensions, QFN-68

5.4 QFN-68 Pin Assignments




Figure 12: VS1010d 68-pin QFN pin assignment

5.5 VS1010d LQFP-48 and QFN-68 Pin Descriptions

Pin Name	LQFP Pin	QFN Pin	Pin Type	GPIO Port:Bit	Primary Function
GPLATE	-	(0)	GND		Center ground plate, use multiple vias to create low-impedance connection to ground plane on PCB!

Left Pin Name	LQFP Pin	QFN Pin	Pin Type	GPIO Port:Bit	Primary Function
AVDD	1	1	APWR		Analog power supply, regulator output
VHIGH	2	2	PWR		Power supply, regulator input
CVDD	3	3	CPWR		Core power supply, regulator output
IOVDD	4	4	IOPWR		I/O power supply, regulator output
PWRBTN	5	5	APB		Power button for regulator startup (see 4.1 & 4.9)
PWM/DLK/GPIO0_0	6	6	DIO	0:0	PWM output / external amplifier enable
XCS0/GPIO1_3	7	7	DIOPD	1:3	SPI0 XCS
MISO0/GPIO1_1	8	8	DIOPD	1:1	SPI0 MISO
S/PDIF_I/GPIO0_1	9	9	DIOPD	0:1	S/PDIF input
S/PDIF_O/GPIO1_14	10	10	DIOPD	1:14	S/PDIF output
XWP0/GPIO1_13	11	11	DIOPD	1:13	SPI0 XWP
GPIO2_0	-	12	DIOPD	2:0	
GPIO2_1	-	13	DIOPD	2:1	
GPIO2_2	-	14	DIOPD	2:2	
DGND0	12	15	DGND		Core ground, connect to ground plane
GPIO2_3	-	16	DIOPD	2:3	
GPIO2_4	-	17	DIOPD	2:4	

Bottom Pin Name	LQFP Pin	QFN Pin	Pin Type	GPIO Port:Bit	Primary Function
GPIO2_5	-	18	DIOPD	2:5	
GPIO2_6	-	19	DIOPD	2:6	
GPIO2_7	-	20	DIOPD	2:7	
XRESET	13	21	DI		Active low asynchronous reset, schmitt-trigger input
TEST	14	22	DI		Test mode input (active high), connect to ground
MOSI1/GPIO1_4	15	23	DIOPD	1:4	SPI1 MOSI
MISO1/GPIO1_5	16	24	DIOPD	1:5	SPI1 MISO
SCLK1/GPIO1_6	17	25	DIOPD	1:6	SPI1 CLK
XCS1/GPIO1_7	18	26	DIOPD	1:7	SPI1 XCS
RX0/GPIO1_8	19	27	DIO	1:8	UART0 RX (connect with 100kΩ to IOVDD if not used for UART)
TX0/GPIO1_9	20	28	DIO	1:9	UART0 TX
MCLK/GPIO0_2	21	29	DIOPD	0:2	Master clock output
SD_DAT3/GPIO0_3	22	30	DIO	0:3	SD card data line 3
SD_CMD/GPIO0_4	23	31	DIO	0:4	SD card cmd line
SD_CLK/GPIO0_5	24	32	DIOPD	0:5	SD card clock
I2S_DI/GPIO2_8	-	33	DIOPD	2:8	I2S data in
I2S_DO/GPIO2_9	-	34	DIOPD	2:9	I2S data out

Right Pin Name	LQFP Pin	QFN Pin	Pin Type	GPIO Port:Bit	Primary Function
I2S_BCK/GPIO2_10	-	35	DIOPD	2:10	I2S bit clock
I2S_FRM/GPIO2_11	-	36	DIOPD	2:11	I2S frame sync
MOSI0/GPIO1_0	25	37	DIOPD	1:0	SPI0 MOSI
SD_DAT0/GPIO0_6	26	38	DIO	0:6	SD card data line 0
SCLK0/GPIO1_2	27	39	DIOPD	1:2	SPI0 CLK
SD_DAT1/GPIO2_12	-	40	DIO	2:12	SD card data line 1
SD_DAT2/GPIO2_13	-	41	DIO	2:13	SD card data line 2
XHLD0/GPIO1_12	28	42	DIOPD	1:12	SPI0 XHLD
CVDD1	29	43	CPWR		Core power supply, connect to regulator CPWR
XTALI	30	44	AI		Crystal input
XTALO	31	45	AO		Crystal output
DGND1	32	-	DGND		Core ground, connect to ground plane
IOVDD1	33	46	IOPWR		I/O power supply, connect to regulator IOPWR
XWP1/GPIO2_14	-	47	DIOPD	2:14	SPI1 XWP
TX1/GPIO1_10	34	48	DIOPD	1:10	UART1 TX
RX1/GPIO1_11	35	49	DIOPD	1:11	UART1 RX
XHLD1/GPIO2_15	-	50	DIOPD	2:15	SPI1 XHLD
SPEAKER0/GPIO0_7	36	51	DIOPD	0:7	DAC left output

Top Pin Name	LQFP Pin	QFN Pin	Pin Type	GPIO Port:Bit	Primary Function
SPEAKER1/GPIO0_8	-	52	DIOPD	0:8	DAC right output
MEMSDI1/GPIO0_9	-	53	DIOPD	0:9	Mems Mic data
MEMSCK1/GPIO0_10	-	54	DIOPD	0:10	Mems Mic clock
RTC_VDD	37	55	RTCPWR		Real time clock power supply
XTALO_RTC	38	56	AO		Real time clock crystal output
XTALI_RTC	39	57	AI		Real time clock crystal input
AGND0	40	58	AGND		Analog reference ground, connect to both GPLATE and RCAP capacitor without vias in PCB
RCAP	41	59	AIO		Filtering capacitance for reference
RIGHT	42	60	AO		Right channel output
CBUF	43	61	AO		Common voltage buffer for headphones
LEFT	44	62	AO		Left channel output
AVDD0	-	63	APWR		Analog power supply, connect to regulator APWR
AVDD1	45	64	APWR		Analog power supply, connect to regulator APWR
USBP	46	65	AIO		USB differential + in/out, controllable 1.5k Ω pull-up
USBN	47	66	AIO		USB differential - in/out
AGND1	48	67	AGND		USB ground, connect to ground network in PCB and GPLATE
USB_VDD	-	68	APWR		USB power supply input

Pin type descriptions:

Type	Description
DI	Digital input, CMOS input pad
DIO	Digital input/output
DIOPD	Digital input with weak pull-down resistor (approx. 1 M Ω)
AI	Analog input
AO	Analog output
AIO	Analog input/output
APB	Power button, see Chapters 4.1 & 4.9

Type	Description
GND	Ground plate
AGND	Analog ground
DGND	Digital ground
APWR	Analog power supply pin
CPWR	Core power supply pin
IOPWR	I/O power supply pin
RTCPWR	Real time clock power supply pin, see Chapter 4.2

Package bottom plate is a ground net and it is connected to ground network in PCB.

NOTE: Unused inputs should not be left floating. Tie either HIGH or LOW as appropriate. At power-up all GPIO is three stated and current leakage from IOVDD is cut. Outputs that are three-statable should only be pulled high or low to ensure signals at power-up and in standby.

Some pins have a secondary peripheral function:

Pin Name	LQFP Pin	QFN Pin	Pin Type	Secondary Function
S/PDIF_I / GPIO0_1	9	9	DIOPD	MEMS Mic data / I2S data input
S/PDIF_O / GPIO1_14	10	10	DIOPD	MEMS Mic clock / I2S data output
XWP0 / GPIO1_13	11	11	DIOPD	I2S clock
XHLD0 / GPIO1_12	28	42	DIOPD	I2S frame sync
TX1 / GPIO1_10	34	48	DIOPD	SAR input 0
RX1 / GPIO1_11	35	49	DIOPD	SAR input 1
SPEAKER0 / GPIO0_7	36	51	DIOPD	SAR input 2
XHLD1 / GPIO2_15	-	50	DIOPD	SAR input 3
SPEAKER1 / GPIO0_8	-	52	DIOPD	SAR input 4
MEMSCK1 / GPIO0_9	-	53	DIOPD	SAR input 5
MEMSDI1 / GPIO0_10	-	54	DIOPD	SAR input 6

5.6 VS1010d Boot Mode Options and Pins

VS1010d has six pins that define the boot mode and IO voltage during boot up. These pins are also used by the SPI0 peripheral. SPI0 bus is used for SPI flash booting so it should be noted that when quad IO mode SPI flash is used the XHDL0 pin must be HIGH during boot.

LQFP Pin	QFN Pin	GPIO	Perip Function	Boot Function	Description
8	8	GPIO1_1	MISO0	IOVDD Select	HIGH 3.3V, LOW 1.8V
7	7	GPIO1_3	XCS0	SPI0 boot enable	HIGH: SPI0 boot enabled
28	42	GPIO1_12	XHDL0	BM pin 0	Boot mode selection
11	11	GPIO1_13	XWP0	BM pin 1	Boot mode selection
25	37	GPIO1_0	MOSI0	BM pin 2	Boot mode selection
27	39	GPIO1_2	SCK0	BM pin 3	Boot mode selection

Boot mode select pins BM[3-0] set the VS1010d Runlevels 0 - 15 during boot. Other runlevels can be set with the REBOOT command.

BM0 XHDL0	BM1 XWP0	BM2 MOSI0	BM3 SCK0	Runlevel	Description
LOW	LOW	LOW	LOW	0	Normal player mode
HIGH	LOW	LOW	LOW	1	USB Ramdisk
LOW	HIGH	LOW	LOW	2	USB MMC/SD card reader (FS, 1bit)
HIGH	HIGH	LOW	LOW	3	Normal player mode, serial poke allowed
LOW	LOW	HIGH	LOW	4	USB SPI Flash writer / Ramdisk
HIGH	LOW	HIGH	LOW	5	USB Audio
LOW	HIGH	HIGH	LOW	6	Normal player mode
HIGH	HIGH	HIGH	LOW	7	I2C EEPROM Boot
LOW	LOW	LOW	HIGH	8	USB Serial Loader / Console
HIGH	LOW	LOW	HIGH	9	USB Serial Dongle
LOW	HIGH	LOW	HIGH	10	USB Serial GPIO
HIGH	HIGH	LOW	HIGH	11	UART VS3EMU Connect Only
LOW	LOW	HIGH	HIGH	12	VSOS Shell command prompt
HIGH	LOW	HIGH	HIGH	HS 13	Normal player mode
LOW	HIGH	HIGH	HIGH	HS 14	USB SD card reader (High Speed, 4bit)
HIGH	HIGH	HIGH	HIGH	HS 15	Normal player mode, DEFAULT
				18	Skip SPI boot

5.7 PCB Layout Recommendations

The following recommendations should be followed to ensure reliable operation.

- Every power pin should have a bypass capacitor near the pin.
- Connect IOVDD1 to IOVDD, ACDD0 and AVDD1 to AVDD, and CVDD1 to CVDD.
- Connect AGND and DGND together under the VS1010d.
- USBP and USBN traces should be kept within 2mm of each other and with preferred length of 20-30mm (max 75mm). A solid ground plane is preferred under USBP and USBN traces.
- USBP and USBN traces should be very close to same length, drawn together and their characteristic differential impedance 90 Ω.
- No vias are allowed in USBP or USBN traces, only 45° angles should be used.
- USBP and USBN traces should be isolated from all other signal traces.

5.8 Differences Between LQFP-48 and QFN-68 Package Options

VS1010d pins that are not connected in LQFP-48 Package are AVDD1, USB_VDD, GPIO0[10:8] and GPIO2[15:0]. Therefore the 4-bit mode in SPI1, 4-bit mode in SD card and battery charging from USB are not applicable. I2S peripheral has secondary pins for LQFP-48 package.

VS1010d Pin	Peripheral function	Pin Type	Description
GPIO2[7:0]	NA	DIOPD	Byte bus
GPIO2_8	I2S_DI	DIOPD	I2S data input
GPIO2_9	I2S_DO	DIOPD	I2S data output
GPIO2_10	I2S_BCK	DIOPD	I2S data bit clock
GPIO2_11	I2S_FRM	DIOPD	I2S frame sync
GPIO2_12	SD_DAT1	DIO	SD card data line 1
GPIO2_13	SD_DAT2	DIO	SD card data line 2
GPIO2_14	XWP1	DIOPD	SPI1 XWP (write protect / IO2)
GPIO2_15	XHLD1	DIOPD	SPI1 XHLD (hold / IO3)
GPIO0_8	SPEAKER1 / sar4	DIOPD	Sar input 4 / 1-bit DAC right output
GPIO0_9	sar5	DIO	Sar input 5 / memsmic 1 data input
GPIO0_10	sar6	DIO	Sar input 6 / memsmic 1 clock output
AVDD1	NA	APWR	Analog power supply
USB_VDD	Battery charging	APWR	USB power supply input

I2S in LQFP-48 package uses same pins as SPDIF/memsmic0, XWP0 and XHLD0. When I2S is used the 4-bit SPI0 mode, mems mic 0 and SPDIF are not applicable. SPDIF input is applicable when only i2s output is used.

6 Supported Decoders and File Formats

6.1 File Formats Supported by Internal ROM Code

Playback of the following formats has been tested from SD card. In testing, VS1010d's internal DAC has been used for playback.

Playback of MP3 files has also been tested from SPI Nand Flash.

Formats supported by internal ROM code		
Container	Format	Maximum sample rate
MP3	All MP3 variants	48 kHz
WAV	8-, 16-, 24-, 32-bit PCM 8-bit A-law and μ -law 4-bit IMA ADPCM 32-bit IEEE floating point 32-bit DXD	384 kHz

6.2 File Formats Supported by Loading Decoders into RAM

Playback of the following formats requires a supported SPI NOR flash which contains the RAM loadable decoder libraries and special support software from VLSI. Please contact VLSI for details regarding the applicability of these formats in your usage scenario.

Playback of the following formats has been tested using an SD card for audio file storage, and a specific NOR flash for firmware storage. With these formats, only limited code space and CPU time is available for user programs. Playback from storage medium other than SD card must be verified on a case-by-case basis.

Please see VLSI's website for updates and latest information.

Formats supported by loading decoders into RAM		
Container	Format	Maximum sample rate
OGG	Ogg Vorbis	96 kHz
AAC	AAC-LC	48 kHz
WMA	Windows Media Audio up to WMA 9	48 kHz

7 Supported Music File Storage Media

SD, SDHC, microSD and microSDHC cards up to 32 gigabytes are supported.

SDXC cards up to terabytes can theoretically be supported but they must be reformatted into FAT32 file system. SDXC cards up to 256 GB has been tested.

MMC cards and eMMC devices are supported and should be working, but only a limited amount of testing has been done with these storage devices. Please contact VLSI for verification of specific storage devices.

SPI NOR Flash up to 16 megabytes is supported, but not all file format combinations have been tested.

SPI Nand Flash is supported in read only mode, but not all file format combinations have been tested. As of August 2018, a driver and source code for W25N01GVZEIT (128 megabytes) has been published. SPI Nand flash can only be supported in read only mode at the moment (August 2018), and the contents of the SPI Nand flash must be either preprogrammed or updated all at once from a local SD card.

USB Flash support research is underway (August 2018), but not yet proven.

Please see VLSI's website for updates and latest information.

8 Example Schematic




Figure 13: VS1010d example schematic. Please see VS1010d Developer Board for another example schematic

9 VS1010d General Description

VS1010d architecture is based on VS_DSP core. VS_DSP core architecture is described in VS_DSP User's Manual. Chip is powered with internal regulator which provides voltages for three separate power domains. The core and periphery I/O power domains can be driven off separately, allowing simple I/O interfacing and minimizing power consumption. RTC has its own power supply which enables the RTC usage when the rest of the chip is powered down. RTC also includes a small backup ram. VS1010d has two clock domains which are clocked by PLL. Analog interfaces are clocked with an XTAL1 clock but the dsp, digital interfaces and memories are clocked with a multiplied clock. VS1010d external interfaces are shown in Figure 14.




Figure 14: VS1010d external interfaces

9.1 VS1010d Internal Architecture




Figure 15: VS1010d block diagram

The VS1010d block diagram is shown in Figure 15.

9.1.1 Regulator Section

The VHIGH pin in the regulator section is used as a common main power supply for voltage regulation. This input is connected to three internal regulators, which are activated when the PWRBTN pin voltage is kept above the minimum startup voltage threshold for the minimum startup pulse length (see Chapter 4.5, *Analog Characteristics of Regulators*), until AVDD starts to rise and reaches about 1.5 V. After PWRBTN has given this initial start current, the regulators reach their default voltages even if PWRBTN is released. VHIGH must be sufficiently (about 0.3 V) above the highest regulated power (normally AVDD) so that regulation can be properly performed.

The PWRBTN state can also be read by software, so it can be used as one of the user interface buttons.

It is also possible to force a reset by keeping PWRBTN pressed for longer than approximately

5.6 seconds. This feature can be enabled by software. A watchdog counter and the XRESET pin can also generate a reset for the device.

Resets do not cause the regulators to shut down, but they restore the default regulator voltages. After boot the firmware and user software can change the voltages.

Return to power-off is possible only with active software control (VSDSP writes the regulator shutdown bits), or when VHIGH voltage is removed for a sufficiently long time.

9.1.2 I/O Section

IOVDD is used for the level-shifters of the digital I/O and crystal oscillator. The regulated IO voltage is internally connected. The IOVDD regulator output must be connected to IOVDD1 input pin. Proper bypass capacitors should also be used.

The firmware uses GPIO1_1 to select I/O voltage level. After reset the I/O voltage is 1.8 V. If GPIO1_1 has a pull-down resistor, 1.8 V I/O voltage is used. If GPIO1_1 has a pull-up resistor, 3.3 V I/O voltage is used.

9.1.3 Digital Section

All digital logic except the real time clock is powered from core voltage CVDD. The regulated core voltage is internally connected. The CVDD regulator output must be connected to CVDD1 input pin. CVDD pins should have proper bypass capacitors.

Real time clock power pin can be connected to CVDD net. Alternatively it can have its own power supply which allows it to keep time during power-down. The inputs and outputs of the RTC logic have level shifters but the RTCVDD voltage should not exceed the CVDD voltage range. Furthermore, RTCVDD should never be connected to ground.

Clock

The crystal amplifier uses a crystal connected to XTALI and XTALO. A CVDD-level input clock can also be used. The firmware requires a 12.288 MHz input clock crystal.

An internal phase-locked loop (PLL) generates the internal clock by multiplying the input clock by $1.0\times$, $1.5\times$, ..., $6.0\times$. Alternatively, an RF PLL may be used to generate the 60 MHz clock required for USB operation.

XRESET disables the clock buffer and puts the digital section into powerdown mode.

In usb suspend state the core clock is switched to RTC clock and the clock oscillator is powered down.

VSDSP⁴

VSDSP⁴ is VLSI Solution's proprietary digital signal processor with a 32-bit instruction word, two 16-bit data buses, and both 16-bit and 32/40-bit arithmetic.

IROM, XROM, and YROM contain the firmware, including the default player application. Most of the instruction RAM and some of the X and Y data RAM's can be used to customize and extend the functionality of the player.

For software customization the firmware supports nand flash and SD card boot. The VS1010dxF version can use also the internal serial flash as a boot device.

UART

An asynchronous serial port is used for debugging and special applications. The default speed is 115200 bps. RX and TX pins can also be used for general-purpose I/O when the UART is not required.

SPIs

A synchronous serial port peripheral is used for SPIEEPROM boot, and can be used to access other SPI peripherals (for example LCD or SED) by using another chip select. The SPI0 is only used for boot if the XCS0 pin has a high level after reset (pull-up resistor attached). These pins can also be used for general-purpose I/O when the SPI is not required.

SD Card Interface

The SD card interface automates some of the communication with an SD card. Peripheral supports 1-bit and 4-bit data transfers.

The SD card interface pins can also be used as general-purpose I/O.

USB

The USB peripheral handles USB 2.0 Full Speed and Hi-Speed hardware protocols. Low speed communication is not supported, but is correctly ignored. The USBP pin has a software-controllable 1.5 k Ω pull-up.

A control endpoint (1 IN and 1 OUT) and up to 6 other endpoints (3 IN and 3 OUT) can be used simultaneously. Bulk, interrupt, and isochronous transfer modes are selectable for each endpoint. USB receive from USB host to device (OUT) uses a 2 KiB buffer, thus allowing very high transfer speeds. USB transmit from device to USB host (IN) also uses a 2 KiB buffer and allows all IN endpoints to be ready to transmit simultaneously. Double-buffering is also possible, but not usually required.

9.2 Analog Section

The third regulator provides power for the analog section.

The analog section consists of digital to analog converters and an earphone driver. This includes a buffered common voltage generator (CBUF, around 1.2 V or 1.6 V) that can be used as a virtual ground for headphones.

The regulator AVDD output pin must be connected to AVDD0 and AVDD1 pins with proper bypass capacitors, because they are not connected internally.

The USB pins use the internal AVDD voltage.

AVDD voltage level can be monitored by software. Currently the firmware does not take advantage of this feature.

CBUF contains a short-circuit protection. It disconnects the CBUF driver if pin is shorted to ground. In practise this only happens with external power regulation, because there is a limit to how much power the internal regulators can provide.

10 Oscillator and Reset Configuration

The reset module gathers reset sources and controls the system's internal reset signals. Reset Sources are:

- *POR* : Power-On reset and CVDD voltage monitor
- *XRESET* : External active low reset pin
- *wdog_rst* : Watchdog timer reset
- *PWRBTN* : Power Button reset after 5 seconds

Two clock sources can be used :

- 11 MHz - 13 MHz oscillator (12.288 MHz highly recommended)
- 32 kHz RTC oscillator

11 VS1010d Peripherals and Registers

11.1 The Processor Core

VS_DSP is a 16/32-bit DSP processor core that also has extensive all-purpose processor features. VLSI Solution's free VSIDE Software Package contains all the tools and documentation needed to write, simulate and debug Assembly Language or Extended ANSI C programs for the VS_DSP processor core. VLSI Solution also offers a full Integrated Development Environment VSIDE for full debug capabilities.

11.2 VS1010d Memory Map

VS1010d's Memory Map is shown in Figure 16.




Figure 16: User's memory map

11.3 VS1010d Peripherals

VS1010d system peripherals are located in Y-address space. The peripherals that use PLL clock are in addresses 0xFC00 - 0xFD3F and peripherals that use XTALI clock are in addresses 0xFE00 - 0xFEDF.

Peripheral address spaces are summarized in the following table:

VS1010d peripheral's address space allocation	
PLL clock domain peripherals	
Address	Device
0xFC00 - 0xFC1F	Interrupt controller
0xFC20 - 0xFC3F	Control and configuration registers for PLL clock domain
0xFC40 - 0xFC4F	SPI 0
0xFC50 - 0xFC5F	SPI 1
0xFC60 - 0xFC65	SPI Slave
0xFC66 - 0xFC6C	DSP interface for peripheral data buffer
0xFC6D - 0xFC75	AES
0xFC7B - 0xFC7F	SD card interface
0xFC80 - 0xFC9F	Hi-Speed USB
0xFCA0 - 0xFCBF	11-bit GPIO port 0
0xFCC0 - 0xFCDF	15-bit GPIO port 1
0xFCE0 - 0xFCFF	16-bit GPIO port 2
0xFD00 - 0xFD1F	S/PDIF
XTALI clock domain peripherals	
Address	Device
0xFE00 - 0xFE0F	UART0
0xFE10 - 0xFE1F	UART1
0xFE20 - 0xFE3F	Watchdog
0xFE60 - 0xFE7F	I2S
0xFE80 - 0xFE9F	Timers
0xFEA0 - 0xFEBF	RTC interface
0xFEC0 - 0xFED9	Control and configuration registers for 12 MHz clock domain
0xFEDA - 0xFEDC	Mems Mic Interface

11.4 Interrupt Controller

VS1010d has 25 maskable interrupt vectors and 27 interrupt sources. The interrupt controller is external to DSP and it prioritizes the requests before forwarding them to the DSP.

Interrupt controller has three levels of priority for simultaneous requests and a global disable/enable for all of the sources. Interrupt sources are divided so that interrupt sources 15-0 are mapped to low registers and 27-16 to high registers.

For an interrupt handler written in C, an assembly language stub that re-enables interrupts before RETI, should be written. The assembly language stub should call the C language handler routine.

VS1010d interrupt vectors				
Source	Vector	Address	Device	Read also
INT_SAR	27	0x3b	12-bit ADC (SAR)	Chapter 11.18
INT_PWM	26	0x3a	Pulse width modulator	Chapter 11.20
INT_REGU	25	0x39	Power button	Chapter 11.6.1
INT_STX	23	0x37	S/PDIF transmitter	Chapter 11.12.4
INT_SRX	22	0x36	S/PDIF receiver	Chapter 11.12.1
INT_RTC	21	0x35	RTC time alarm	Chapter 11.17
INT_DAOSET	20	0x34	DAC offset	Chapter 11.7.3
INT_SRC	19	0x33	DAC sample rate converter	Chapter 11.7.4
INT_UART1_TX	18	0x32	UART1 transmit	Chapter 11.13
INT_UART1_RX	17	0x31	UART1 receive	Chapter 11.13
INT_TIMER2	16	0x30	Timer 2	Chapter 11.16

VS1010d interrupt vectors (continued)				
Source	Vector	Address	Device	Read also
INT_TIMER1	15	0x2f	Timer 1	Chapter 11.16
INT_TIMER0	14	0x2e	Timer 0	Chapter 11.16
INT_UART0_RX	13	0x2d	UART0 receive	Chapter 11.13
INT_UART0_TX	12	0x2c	UART0 transmit	Chapter 11.13
INT_I2S	11	0x2b	I2S transmitter/receiver	Chapter 11.15
INT_GPIO2	9	0x29	Gpio port 2	Chapter 11.11
INT_GPIO1	8	0x28	Gpio port 1	Chapter 11.11
INT_GPIO0	7	0x27	Gpio port 0	Chapter 11.11
INT_MEMS	6	0x26	Mems Mic	Chapter 11.19
INT_SPI1	4	0x24	SPI 1	Chapter 11.8
INT_SPI0	3	0x23	SPI 0	Chapter 11.8
INT_XPERIP	2	0x22	Common Data Interfaces (SPI, SD, AES)	Chapter 11.9
INT_USB	1	0x21	Full/High-Speed USB	Chapter 11.10
INT_DAC	0	0x20	DAC	Chapter 11.7.1

11.4.1 Interrupt Controller Registers

The interrupt controller has three type of registers:

- Enable registers, which contain enable/disable bits for each interrupt source. Bit pairs configure the interrupt priority and disable.
- Origin registers, which contain the source flags for each interrupt. A request from an interrupt source sets the corresponding bit. A bit is automatically reset when a request for the source is generated.
- Enable counter register, which contains the value of the General Interrupt Enable counter, and two registers for increasing and decreasing the value.

Interrupt Controller Registers				
Address	Type	Reset	Abbrev	Description
0xFC02	r/w	0	INT_ENABLE0_HP	Interrupt enable high priority for ints. 0..15
0xFC00	r/w	0	INT_ENABLE0_LP	Interrupt enable low priority for ints 0..15
0xFC03	r/w	0	INT_ENABLE1_HP	Interrupt enable high priority for ints 16..27
0xFC01	r/w	0	INT_ENABLE1_LP	Interrupt enable low priority for ints 16..27
0xFC04	r/w	0	INT_ORIGIN0	Interrupt origin for interrupts 0..15
0xFC05	r/w	0	INT_ORIGIN1	Interrupt origin for interrupts 16..27
0xFC06	r	0	INT_VECTOR[4:0]	Interrupt vector
0xFC07	r/w	0	INT_ENCOUNTER[2:0]	Interrupt enable counter
0xFC08	w	0	INT_GLOB_DIS[-]	Interrupt global disable
0xFC09	w	0	INT_GLOB_ENA[-]	Interrupt global enable

11.4.2 Interrupt Enable INT_ENABLE[0/1]_[H/L]P

Interrupt enable registers selectively masks interrupt sources. Enable registers 0 contain sources 0..15 and enable registers 1 contain sources 16..27. Each source has two enable bits: one in the enable high priority (_HP) and one in the enable low priority (_LP) register. If both bits are zero, the corresponding interrupt source is not enabled, otherwise the bits select the interrupt priority.

_HP	_LP	Priority
0	0	Source disabled
0	1	Priority 1 (low)
1	0	Priority 2 (medium)
1	1	Priority 3 (high)

Priorities only matter when the interrupt controller decides which interrupt to generate for the core next. This happens whenever two interrupt sources request interrupts at the same time, or when interrupts become enabled after an interrupt handler routine or a part of code where the interrupts have been disabled.

11.4.3 Interrupt Origin INT_ORIGIN[0/1]

If an interrupt source requests an interrupt, the corresponding bit in the interrupt origin register (INT_ORIGIN0 or INT_ORIGIN1) will be set to '1'. If an interrupt source is enabled (using

INT_ENABLE[0/1]_[H/L]P registers), the interrupt controller generates an interrupt request signal for VSDSP with the corresponding vector value. The bit in the origin registers is reset automatically after the interrupt is requested.

If the source is not enabled, the processor can read the origin register state and perform any necessary actions without using interrupt generation, i.e. polling of the interrupt sources is also possible. The bits in the interrupt origin registers can be cleared by writing '1' to them.

A read from the interrupt origin register returns the register state.

A write to the interrupt origin register clears the bits in the origin register that are set by the write. In other words, writing b to $INT_ORIGINx$ performs the logical operation $INT_ORIGINx = INT_ORIGINx \text{ and } (\text{not } b)$.

Example:

If value for $INT_ORIGIN0$ is $0x00FF$, writing $0xF00F$ to it will end up with $INT_ORIGIN0 = 0x00FF \text{ and } (\text{not } 0xF00F) = 0x00FF \text{ and } 0x0FF0 = 0x00F0$.

11.4.4 Interrupt Vector INT_VECTOR

The last generated vector value (0..27) can be read from the vector register.

11.4.5 Interrupt Enable Counter INT_ENCOUNTER

The global interrupt enable/disable register $INT_ENCOUNTER$ is used to control whether an interrupt request is sent to the processor or not. If the 3-bit counter is zero, interrupt signal generation is enabled. While it is non-zero, interrupt requests are not forwarded to VSDSP. The counter is increased by one whenever the interrupt controller generates an interrupt request for VSDSP, or when the register INT_GLOB_DIS is written to. It is decreased by one if it is non-zero and the register INT_GLOB_ENA is written to.

When read, the enable counter register returns the counter value.

Don't write directly to $INT_ENCOUNTER$. Manipulate its value by writing to INT_GLOB_DIS and INT_GLOB_ENA instead.

11.4.6 Interrupt Global Disable INT_GLOB_DIS

A write (of any value) to the global disable register increases the global interrupt enable/disable counter $INT_ENCOUNTER$ by one, thus disabling interrupts.

Note: If an interrupt is generated during the same clock cycle as a write to the global disable register, the interrupt enable counter is increased by two.

11.4.7 Interrupt Global Enable INT_GLOB_ENA

If the global interrupt enable/disable counter INT_ENCOUNTER is not zero, a write (of any value) to INT_GLOB_ENA decreases the counter by one.

The user must write to this register once at the end of interrupt handlers to re-enable interrupts.

11.5 PLL Clock Domain Control Registers

Peripheral control registers control the logic that is clocked with the PLL or USB clock.

11.5.1 General Purpose Software Registers

SW_REG0, SW_REG1, SW_REG2 and SW_REG3 are general purpose software registers. They are initialized to zero in reset and do not control any logic.

Software Registers				
Address	Type	Reset	Abbrev	Description
0xFC20	r/w	0	SW_REG0	16-bit general purpose sw register
0xFC21	r/w	0	SW_REG1	16-bit general purpose sw register
0xFC22	r/w	0	SW_REG2	16-bit general purpose sw register
0xFC23	r/w	0	SW_REG3	16-bit general purpose sw register

11.5.2 Peripheral I/O Control

VS1010d has three general purpose I/O ports. Ports 0 is 11 bits, port1 is 15-bits and port 2 is 16 bits. GPIO pins can be used either in GP mode or they can have also a special peripheral function. GPIO or peripheral function can be defined for each pin separately.

GPIO Mode Registers				
Address	Type	Reset	Abbrev	Description
0xFC2F	r/w	0	PERIP_CF	Peripheral operation mode
0xFC30	r/w	0	GPIO0_MODE	Mode control for gpio port 0
0xFC31	r/w	0	GPIO1_MODE	Mode control for gpio port 1
0xFC32	r/w	0	GPIO2_MODE	Mode control for gpio port 2

GPIO0_MODE, GPIO1_MODE and GPIO2_MODE registers are used to select current GPIO mode. By default all VS1010d pins are at GPIO mode and all GPIOx_MODE register are reset. If a peripheral mode is required the pin's GPIOx_MODE bit must be set ('1').

PERIP_CF Register Bits			
Name	Bits	type	Description
PERIP_CF_I2S48PIN	3	r/w	Alternate I2S pin configuration
PERIP_CF_MEMSCK1	2	r/w	Enable Mems Mic clock output 1
PERIP_CF_MEMSCK0	1	r/w	Enable Mems Mic clock output 0
PERIP_CF_UDACK	0	r/w	Enable UDA clock output

PERIP_CF_I2S48PIN register configures pins gpio0(1), gpio1(14), gpio1(13) and gpio1(12) for I2s peripheral. This setting overrides any other peripheral setting of pin.

PERIP_CF_MEMSCK1 (gpio0(10)), PERIP_CF_MEMSCK0 (gpio1(14)) and PERIP_CF_UDACK (gpio0(2)) registers enable clock outputs. These setting override any other peripheral setting of pin.

11.5.3 PLL Clock Control

VS1010d has two clock domains, the PLL clock domain and 12 MHz clock domain. The PLL is controlled with one register.

Clock Control Register				
Address	Type	Reset	Abbrev	Description
0xFC33	r/w	0	CLK_CF	PLL clock control register

CLK_CF Register Bits			
Name	Bits	type	Description
CLK_CF_EXTOFF	15	r/w	S/PDIF clock gate control
CLK_CF_SDOFF	14	r/w	SD, AES and SPI Slave peripheral clock gate control
CLK_CF_USBOFF	13	r/w	USB peripheral clock gate control
CLK_CF_RTCSLP	12	r/w	RTC power down mode enable
CLK_CF_LCKST	11	r/w	PLL vco lock status
CLK_CF_GDIV256	10	r/w	Global Clock 256-divider enable
CLK_CF_GDIV2	9	r/w	Global clock 2-divider enable
CLK_CF_LCKCHK	8	r/w	PLL vco lock check initialization
CLK_CF_VCOOUT	7	r/w	Enable PLL clock output pad driver
CLK_CF_USBCLK	6	r/w	Hi-Speed usb clock mode control
CLK_CF_FORCEPLL	5	r/w	PLL clock switch control
CLK_CF_DIV1	4	r/w	PLL input clock divider control
CLK_CF_MULT	3:0	r/w	PLL clock multiplier factor

CLK_CF_MULT determines the clock multiplier for input clock. Multiplier is value+1 i.e. value 1 means clock is multiplied by 2. Value 0 disables the PLL.

CLK_CF_DIV1 controls the input divider of PLL's vco. If CLK_CF_DIV1 is set the vco input clock is divided by two. If CLK_CF_DIV1 is reset the vco input clock is the XTALI oscillator clock. When divider is used the CLK_CF_MULT can be programmed with values 1-15.

CLK_CF_FORCEPLL register controls the output clock switch. When set the output clock is PLL's vco clock. When reset the output clock is XTALI oscillator clock. It should be noted that the vco must be locked when CLK_CF_FORCEPLL is modified.

CLK_CF_USBCLK selects Hi-Speed USB clock (UTM) instead of PLL vco clock. This clock must be selected before CLK_CF_FORCEPLL is modified. CLK_CF_MULT must have some value other than 0 when this clock mode is used. Also the Hi-Speed USB must be configured properly to output 60 MHz clock for core.

CLK_CF_VCOOUT enables the vco clock's output pad driver to pin gpio0(2). The pad must be in peripheral mode in order to drive clock. The output driver has glitch removal. This register overrides the udac and i2s master clock output setting for gpio0(2) pad.

CLK_CF_LCKCHK and CLK_CF_LCKST are used to poll vco lock status. When CLK_CF_LCKCHK is first set and reset the lock status can be read from CLK_CF_LCKST. If CLK_CF_LCKST remains set the PLL vco is locked.

CLK_CF_GDIV256 and CLK_CF_GDIV2 are the global clock dividers. These divider divide also the 12 MHz clock domain clock. PLL must be disabled when these dividers are used.

CLK_CF_RTCSLP enables RTC clocking mode.

CLK_CF_EXTOFF, CLK_CF_SDOFF and CLK_CF_USBOFF control peripheral clock gates. CLK_CF_SDOFF controls SD card, AES, SPI slave and peripeheral data buffer clocks. CLK_CF_EXTOFF controls S/PDIF peripheral clock. CLK_CF_USBOFF controls USB peripheral clock.

External Clock Output Divider Register				
Address	Type	Reset	Abbrev	Description
0xFC3F	r/w	0	VCO_DIV	Clock divider for external clock output (pin gpio0(2))

VCO_DIV Bits			
Name	Bits	type	Description
VCO_DIV_POL	3	r/w	Clock polarity
VCO_DIV_DIV	2:0	r/w	Core clock divider

VCO_DIV_POL register changes the clock polarity. VCO_DIV_DIV sets the core clock divider value. Value zero disables the divider. The core clock is divided by VCO_DIV_DIV + 1.

11.6 XTALI Clock Domain Control Registers

Peripheral control registers control the logic that is clocked with the XTALI clock (12.288 MHz).

11.6.1 Analog Control Registers

Analog Control Registers				
Reg	Type	Reset	Abbrev	Description
0xFECC	r/(w)	0	ANA_CF0	Analog Control register 0
0xFECB	r/w	0	ANA_CF1	Analog Control register 1
0xFED2	r/w	0	ANA_CF2	Analog Control register 2
0xFED3	r/w	0	ANA_CF3	Analog Control register 3
0xFED8	r/w	0	VCO_CCF_HI[9:0]	VCO frequency control MSB bits [25:16]
0xFED7	r/w	0	VCO_CCF_LO[15:0]	VCO frequency control LSB bits [15:0]

VCO_CCF register controls the VCO frequency within the selected VCO divider range.

ANA_CF0 Bits		
Name	Bits	Description
	6-5	Reserved, same value as in bit 4, read only
ANA_CF0_VCMST	4	Common buffer short circuit monitor, read only
ANA_CF0_VCMDIS	3	Common buffer driver short circuit protection disable
	2	Reserved, use '0'
ANA_CF0_HIGH_REF	1	Analog reference voltage $V_{ref} = 1.2\text{ V (0) or }1.6\text{ V (1)}$
ANA_CF0_REF_ENA	0	Analog reference power enable

DAC common buffer driver has a short circuit protection, which can be disabled with register ANA_CF0_VCMDIS. Short circuit protection is disabled when this register is set. ANA_CF0_VCMST register is a monitor for short circuit. If common buffer is shorted to ground this flag register is set.

ANA_CF0_REF_ENA is the analog reference voltage power down. To enable reference this register must be set. ANA_CF0_HIGH_REF selects between two reference voltages. The reference voltage can be measured from Rcap pin.

ANA_CF1 register controls several analog module power enables. Each module is enabled when the power enable register bit is set.

ANA_CF1 Bits		
Name	Bits	Description
	15	Reserved, use '0'
ANA_CF1_VHMON	14	Regulator input voltage monitor (VHIGH)
ANA_CF1_PWRBTN	13	Power button pin state
ANA_CF1_BTNDIS	12	Power button delayed-reset disable
	11	Reserved, use '1'
ANA_CF1_XTDIV	10	Input clock divider for 24.576 MHz XTALI oscillator
ANA_CF1_2G_ENA	9	2 GHz VCO enable
ANA_CF1_SAR_ENA	8	SAR power and enable
ANA_CF1_DRVL_ENA	7	DAC left driver power enable (pwr_drv)
ANA_CF1_DRVR_ENA	6	DAC right driver power enable
ANA_CF1_DRVGB_ENA	5	DAC common buffer driver power enable
ANA_CF1_DA_ENA	4	DAC power and enable (pwr_core)
ANA_CF1_DAGAIN_R	3:2	DAC right channel gain
ANA_CF1_DAGAIN_L	1:0	DAC left channel gain

ANA_CF1_VHMON register monitors the input voltage of the regulator (VHIGH). When input voltage is too low (about 1.07xAVDD) this register is set.

ANA_CF1_PWRBTN register monitors the current state of the power button pin. It should be noted that the power button can also be used as an interrupt source.

ANA_CF1_BTNDIS register disables the power button reset. When power button is pressed for more than 5s, a system reset is generated. When ANA_CF1_BTNDIS register is set, no reset is generated.

ANA_CF1_XTDIV is the input clock prescaler control register. When register is set the input clock is divided by 2.

ANA_CF1_2G_ENA is an enable register for RF vco. When High Speed USB is used this clock must be enabled.

ANA_CF1_SAR_ENA enables the 12-bit analog to digital convertter (SAR).

ANA_CF1_DRVL_ENA, ANA_CF1_DRVR_ENA, ANA_CF1_DRVGB_ENA and ANA_CF1_DA_ENA are DAC power enable registers. For stereo mode they must all be set.

ANA_CF1_DAGAIN_R and ANA_CF1_DAGAIN_L control DAC gain level.

DAC Gain ANA_CF1_DAGAIN_L[1:0] and ANA_CF1_DAGAIN_R[1:0] Values			
Name	Value	Gain	Description
ANA_CF1_DAGAIN_M6DB	3	-6 dB	
	2	-2 dB	Causes distortion in sound, do not use
ANA_CF1_DAGAIN_M12DB	1	-12 dB	
ANA_CF1_DAGAIN_0DB	0	0 dB	

ANA_CF3 register controls the RF vco operation.

ANA_CF3 Bits		
Name	Bits	Description
ANA_CF3_SDM_ENA	13	2 GHz vco's SDM enable
ANA_CF3_LCKST	12	2 GHz vco lock status
ANA_CF3_LCKCHK	11	2 GHz vco lock check init
ANA_CF3_UTMBIAS	10	USB pad bias enable
ANA_CF3_480_ENA	9	480 MHz clock enable
ANA_CF3_UTM_ENA	8	Hi-Speed USB UTM enable
ANA_CF3_CKDIV[1:0]	7:6	Clock divider select registers, use 0x0
ANA_CF3_DIV[1:0]	5:4	VCO divider select registers, use 0x0
ANA_CF3_2GCNTR[3:0]	3:0	VCO center frequency register

ANA_CF3_SDM_ENA enables the digital SDM which is used to adjust VCO's frequency (fine tuning).

ANA_CF3_LCKCHK and ANA_CF3_LCKST are used to poll 2 GHz vco lock status. When ANA_CF3_LCKCHK is first set and reset the lock status can be read from ANA_CF3_LCKST. If ANA_CF3_LCKST remains set the 2 GHz VCO is locked.

ANA_CF3_UTMBIAS is enable register for High Speed USB pads. In high Speed mode this register must be set. In full speed and suspend modes this register can be reset.

ANA_CF3_480ENA is the 480 MHz clock driver enable for UTM. When set the clock driver is enabled.

ANA_CF3_UTM_ENA is enable for USB UTM logic. When USB is used this register must be set.

ANA_CF3_2GCNTR register is used to match VCO's center frequency to programmed value (dividers and VCO_CCF). The value of this register is swept until ANA_CF3_LCKST returns a high value indicating that VCO is in lock to XTAL clock.

ANA_CF3_CKDIV and ANA_CF3_DIV are VCO's divider configuration registers. Use value 0x0 for both.

VCO frequency of 1.92GHz results to 480 MHz USB clock.

USB Clock congiguration for 60MHz			
Xtal	ANA_CF3_DIV	ANA_CF3_CKDIV	VCO_CCF
12.288MHz	0x0	0x0	0xFF87 FFFF (-7864321)
12.000MHz	0x0	0x0	0x0000 0000

$$F_{vco} = (4 \times VCO_{div} + CCF) \times F_{xtal} \text{ where } CCF \text{ is defined as } CCF = \frac{VCO_CCF_{reg}}{2^{21}} + 16$$

and the USB clock frequency can be given as:

$$F_{USB} = ((4 \times VCO_{div} + CCF) \times F_{xtal}) / CK_{div}$$

CCF must be equal or lower than VCO Divider. If e.g. VCO Divider = 25, CCF must not be higher than 25, and between 24-25 the frequency is not accurate. The reason for this is the sigma-delta modulator's output that gets clipped. Furthermore, when VCO Divider = 36, CCF must be lower than approximately 31. Output of the SDM may also become unstable if CCF is less than approximately 0.3.

11.6.2 Regulator and Peripheral Clock Control Registers

VS1010d has three internal regulators, one regulator for each power domain. The voltage can be adjusted in about 50mV step size.

Regulator and Clock Control				
Reg	Type	Reset	Abbrev	Description
0xFECE	r/w	0	REGU_CF	Regulator control register
0xFED0	r/w	0	REGU_VOLT	Regulator voltage register

REGU_VOLT Bits		
Name	Bits	Description
REGU_VOLT_AVDD[4:0]	14:10	Analog voltage configuration 2.7V-3.6V
REGU_VOLT_IOVDD[4:0]	9:5	IO voltage configuration, 1.8V-3.6V
REGU_VOLT_CVDD[4:0]	4:0	Core voltage configuration, 1.65V-1.9V

REGU_CF Bits		
Name	Bits	Description
REGU_CF_IREGUOFF	4	Internal 3V regulator shut down control
REGU_CF_REGCK	3	Regulator latch enable
REGU_CF_AOFF	2	Analog regulator shutdown
REGU_CF_IOOFF	1	IO regulator shutdown
REGU_CF_COFF	0	Core regulator shutdown

REGU_CF_REGCK is used to latch in the regulator voltage and shutdown bits. Typical values for voltages are calculated from equations:

- $CVDD = 1.24V + (30mV * \text{voltage register})$
- $IOVDD = 1.80V + (60mV * \text{voltage register})$
- $AVDD = 2.48V + (40mV * \text{voltage register})$

REGU_CF_IREGUOFF is a shutdown control for internal regulator. This regulator generates a 3V voltage for regulator's control logic. This regulator must be enabled when Avdd, IOvdd or Cvdd regulators are used. The voltage of this regulator can not be adjusted.

Registers REGU_CF_AOFF, REGU_CF_IOOFF and REGU_CF_COFF are the shutdown control bits for Analog, IO and core regulators. The shutdown bits are active high and they are latched in with a rising edge of REGU_CF_REGCK.

11.7 DAC, DAO, SRC: Audio Playback Interfaces




Figure 17: VS1010d playback (DA) audio paths

The VS1010d playback audio paths are shown in Figure 17.

The nominal high-quality audio path begins from registers DAC_LEFT and DAC_RIGHT, then goes through the Sample Rate Upconverter with Filters and the Volume Control to the DAC, and finally to the LEFT and RIGHT output pins. CBUF is used as a ground reference.

For lower-quality sound effects, secondary audio with a potentially different sample rate can be independently added to the signal through the DAOSET_LEFT and DAOSET_RIGHT registers. The upconverter for this path contains only sample-and-hold filtering, so using low sample rates may result in audible aliasing.

The combined main and secondary audio path signal can optionally also be copied to the I2S output. Alternatively the I2S output can be controlled directly using registers I2S_LEFT and I2S_RIGHT.

The main audio path may be intercepted and downsampled with the Filterless Sample Rate Downconverter. Because the downconverter is filterless, the user has to take care to select sample rates in such a way that doesn't introduce audible aliasing. Aliasing does not occur if the sample rate for the output (SRC_LEFT and SRC_RIGHT) is never lower than the sample rate for the input (DAC_LEFT and DAC_RIGHT), but in special cases even lower Downconverter sample rates may result in audio that is good enough for the application.

Not directly connected to any other part of the playback audio path is the S/PDIF signal path. This signal path does not interact with the other ones, and it is only included in the figure to show all available playback audio paths.

11.7.1 DAC: Primary Audio Path 24-bit Sample Rate Upconverter with Filters

VS1010d has a 24-bit DAC with a programmable sample rate. Sample rates up to 96 kHz are supported.

DAC Interface Registers				
Address	Type	Reset	Abbrev	Description
0xFC34	r/w	0	DAC_SRCL	DAC sample rate, bits 15-0
0xFC35	r/w	0	DAC_SRCH[3:0]	DAC sample rate, bits 19-16
0xFC36	r/w	0	DAC_LEFT_LSB[15:8]	DAC left sample, bits 7-0
0xFC37	r/w	0	DAC_LEFT	DAC left sample, bits 23-8
0xFC38	r/w	0	DAC_RIGHT_LSB[15:8]	DAC right sample, bits 7-0
0xFC39	r/w	0	DAC_RIGHT	DAC right sample, bits 23-8
0xFED9	r/w	0	DAC_MODE	DAC mode configuration

The DAC interpolator frequency is defined with registers DAC_SRCH and DAC_SRCL which combined form the 20-bit register DAC_SRC. Output sample rate is derived from the rollover frequency of a 20-bit interpolator accumulator. Its accumulation rate is specified by ifreq.

Input sample rate f_s can be calculated from the equation

$$f_s = (XTALI/2^{27}) \times DAC_SRC$$

where DAC_SRC can have values from 1 to 1048575 (0xFFFFF). Value zero of ifreq places the DAC in idle mode. In idle mode all logic is halted. Also the analog clock is halted.

Note that the DAC clock is not controlled by the PLL.

The exact sample rate is xtal dependent and a sample rate of e.g exactly 48 kHz requires that XTALI = 12.288 MHz.

24-bit samples are written to registers DAC_LEFT, DAC_LEFT_LSB, DAC_RIGHT and DAC_RIGHT_LSB after each DAC interrupt.

DAC_MODE Bits		
Register	Bit	Description
DAC_MODE_3MUAD	12	Mems mic / uda 3MHz clock mode
DAC_MODE_96K	11	DAC 96 kHz mode
DAC_MODE_SRCADD	10:4	DAC SRC fine tuning increment bits
DAC_MODE_SRCNT	2:0	DAC SRC fine tuning counter bits

DAC_MODE_3MUAD register selects between 3 Mhz and 6 Mhz clock for external circuitry. This clock pin can be used with external DAC (6 Mhz mode) and ADC / MEMS MIC (3 Mhz mode) modules. The clock output pin is gpio0(2). For MEMS MICs there are also two 3 Mhz clock output pins gpio0(10) and gpio1(14).

UDAC output pins are left = SPEAKER0 (gpio0(7)) and right = SPEAKER1 (gpio0(8)). The data rate is 6mbps. For pin configuration see Chapter 11.5.2.

DAC_MODE_96K register enables DAC sample rates over 48 kHz. In this mode the SNR is somewhat degraded. The sample rate is calculated from equation:

$f_s = (XTALI/2^{26}) * DAC_SRC$ where

DAC_SRC can have values from 1 to 532480 (0x82000). Value zero of ifreq places the DAC in idle mode. In idle mode all logic is halted. Also the analog clock is halted. When changing mode the DAC's sample rate must be zero (i.e. DAC disabled).

Registers DAC_MODE_SRCADD and DAC_MODE_SRCNT are used for fine tuning the DAC sample rate. DAC_MODE_SRCNT sets the 3-bit counter (0 to 7) to count from 0 to DAC_MODE_SRCNT. DAC_MODE_SRCADD register bits make an additional increment by one to the interpolator accumulator when they are set and the counter value matches the bit index. If exact sample rates like 8 kHz, 16 kHz or 32 kHz are needed these registers must be used. When DAC_MODE_SRCNT is zero the logic is disabled.

Configuring Analog DAC Modules

Example values of analog configuration registers with 1.6 V reference are given in next table.

Analog Control Register example for DAC Operation			
Address	Register	Value	Description
0xFECEB	ANA_CF1	0x00F0	DAC and output drivers power down
0xFECC	ANA_CF0	0x0003	Reference voltage select and reference power down

11.7.2 DAC_VOL: Primary Audio Path Volume Control

In VS1010d the DAC's volume level can be adjusted in -0.5dB steps.

DAC Volume Registers				
Reg	Type	Reset	Abbrev	Description
0xFEC0	r/w	0	DAC_VOL	DAC volume control register

DAC_VOL Bits		
Name	Bits	Description
DAC_VOL_LADD[3:0]	15:12	Left channel +0.5 dB steps
DAC_VOL_LSFT[3:0]	11:8	Left channel -6.0 dB steps
DAC_VOL_RADD[3:0]	7:4	Right channel +0.5 dB steps
DAC_VOL_RSFT[3:0]	3:0	Right channel -6.0 dB steps

DAC_VOL_LSFT and DAC_VOL_RSFT are the coarse volume control registers. They suppress channel volume by -6 dB steps.

DAC_VOL_LADD and DAC_VOL_RADD are the fine volume control registers. They add channel volume level by +0.5 dB steps. Allowed values are from 0 to 11, i.e. maximum is +5.5 dB. Values between 12-15 equal to 0 dB.

The firmware sets the volume with the following function *SetVolumeLR()*. Parameters *left* and *right* present how much volume is attenuated from maximum level. E.g. *SetVolumeLR(20, 15)* sets the left and right channels to -10.0 dB and -7.5 dB from maximum volume, respectively.

```
void SetVolumeLR(s_int16 left, s_int16 right) {
    if (left < 0) left = 0;
    if (right < 0) right = 0;
    if (left > 180) left = 180;
    if (right > 180) right = 180;
    /* Calculate and combine 0..5dB portions and shifts */
    {
        register u_int16 tmp = (left / 12) & 15; /* left shift */
        register u_int16 volctrl = ((11-(left - tmp*12))<<12) | (tmp << 8);
        tmp = (right / 12) & 15; /* right shift */
        PERIP(DAC_VOL) = volctrl | ((11-(right - tmp*12))<<4) | tmp;
    }
}
```

11.7.3 DAOSET: Secondary Audio Path

In VS1010d a secondary audio source can be mixed to the main audio path output. This is done with DAC offset registers. The sample rate is programmable.

DAC Offset Registers				
Reg	Type	Reset	Abbrev	Description
0xFEC1	r/w	0	DAOSET_CF	DAC offset configuration register
0xFEC2	r/w	0	DAOSET_LEFT_LSB[15:12]	DAC left offset bits [3:0]
0xFEC3	r/w	0	DAOSET_LEFT	DAC left offset bits [19:4]
0xFEC4	r/w	0	DAOSET_RIGHT_LSB[15:12]	DAC right offset bits [3:0]
0xFEC5	r/w	0	DAOSET_RIGHT	DAC right offset bits [19:4]

DAOSET_CF Bits		
Name	Bits	Description
DAOSET_CF_URUN	14	Data register underrun flag
DAOSET_CF_FULL	13	Data register full flag
DAOSET_CF_ENA	12	Enable for DAC offset
DAOSET_CF_FS	11:0	DAC offset sample rate

DAOSET_CF_URUN is an underrun flag register. The register is set if data register was read when the full flag was not set.

DAOSET_CF_FULL is a data status register. Flag is set when data is written to DAOSET_LEFT and DAOSET_RIGHT registers and reset when DAC reads the register.

DAOSET_CF_ENA enables DAC offset module.

DAOSET_CF_FS is used to set DAC offset sample rate. This register defines the interval in clock cycles where the samples are added to DAC output. When new samples are read from data registers also an interrupt request is generated.

Sample rate can be calculated from equation:

$$fs = F_{clk} / (dacoffset_cf_fs + 1) \text{ where}$$

dacoffset_cf_fs can have values from 0 to 4095 (0xFFF) and F_{clk} is the XTALI clock frequency. E.g. value 0xFFF gives sample rate of $12.288 \text{ MHz} / (0xFFF + 1) = 3.0 \text{ kHz}$.

DAC and DAC offset mixing logic uses saturation to limit samples to 20-bit signed values. The mixed values should not exceed 75% of the full scale values or the signal to noise ratio may be degraded.

11.7.4 SRC: Filterless Sample Rate Converter Registers

VS1010d has a programmable sample rate converter which can be used to convert DAC's input sample rate to an other sample rate which is higher than the original sample rate.

SRC Characteristics		
Item	Value	Description
XTALI Clock	11.0 MHz - 13.0 MHz	Clock frequency
DAC bit width	24	Input data width
SRC bit width	24	Output data width
DAC sample rate ¹	0 Hz - 96 kHz	Input sample rate
Output sample rate ¹	$0.97 \times FS_{in}$ - 192 kHz	Output sample rate
Filter delay ²	19 input samples	
Gain	0.78	

¹ Assuming 12.288 MHz XTALI clock.

² In start-up the SRC output is valid after 19 DAC interrupts.

SRC Registers				
Reg	Type	Reset	Abbrev	Description
0xFEC6	r/w	0	SRC_CF	SRC sampler configuration register
0xFEC7	r/w	0	SRC_LEFT_LSB[15:12]	SRC left sample bits [7:0]
0xFEC8	r/w	0	SRC_LEFT	SRC left sample bits [23:8]
0xFEC9	r/w	0	SRC_RIGHT_LSB[15:12]	SRC right sample bits [7:0]
0xFECA	r/w	0	SRC_RIGHT	SRC right sample bits [23:8]

SRC_CF Bits		
Name	Bits	Description
SRC_CF_ORUN	15	SRC overrun flag
SRC_CF_RFULL	14	Right data register full flag
SRC_CF_LFULL	13	Left data register full flag
SRC_CF_ENA	12	Enable for sample rate convertter
SRC_CF_FS	11:0	SRC sample rate

SRC_CF_ORUN is set if data register was full when data registers were modified.

SRC_CF_RFULL and SRC_CF_LFULL status registers for new samples. Flags are set as SRC_LEFT and SRC_RIGHT are modified and reset as they are read.

SRC_CF_ENA enables sample rate converter when set.

SRC_CF_FS is used to set src sample rate. This register defines the interval in clock cycles when the samples are generated. When new samples are stored to data registers also an interrupt request is generated.

Output sample rate can be calculated from equation:

$$f_s = XTALI / (2 * (src_cf_fs + 1))$$

where src_cf_fs can be between 0 and 4095 (0xFFF).

Example: With src_cf_fs = 0x7FF, the sample rate $f_s = 12.288 \text{ MHz} / (2 * (0x7FF + 1)) = 3000 \text{ Hz}$.

11.8 SPI Peripherals

VS1010d has two SPI (Serial Peripheral Interface) peripherals which can be configured as a master or a slave. Both SPIs support 1-, 2- and 4-bit data transfers. With internal Flash only 1-bit and 2-bit modes can be used. Before SPIs can be used the VS1010d I/Os must be configured to peripheral mode:

- *set I/O pins to peripheral mode* : GPIO1_MODE register selects between spi mode or gpio mode
- *Buffered SPI slave disabled* : SPI2_RXLEN_PMODE bit reset when using SPI1

SPI0 and SPI1 pins are mapped to GPIO1 port. To select peripheral mode the bits in GPIOx_MODE register must be set HIGH.

SPI1 pins are also shared with SPI2 (SPI slave). The spi is selected with register SPI2_RXLEN_PMODE.

SPI pins and their GPIOx_MODE register					
SPI id	VS1010d pin	Type	SPI pin	GPIO_MODE register	Description
SPI0	MOSI0/GPIO1[0]	i/o	mosi	GPIO1_MODE[0]	Master output / slave input / IO1 in multi-bit mode
SPI0	MISO0/GPIO1[1]	i/o	miso	GPIO1_MODE[1]	Master input / slave output / IO0 in multi-bit mode
SPI0	SCK0/GPIO1[2]	i/o	sck	GPIO1_MODE[2]	Master/slave clock
SPI0	XCS0/GPIO1[3]	i/o	xcs	GPIO1_MODE[3]	Master/slave chip select
SPI0	XWP0/GPIO1[13]	i/o	io2	GPIO1_MODE[13]	IO2 in 4-bit mode
SPI0	XHLD0/GPIO1[12]	i/o	io3	GPIO1_MODE[12]	IO3 in 4-bit mode
SPI1	MOSI1/GPIO1[4]	i/o	mosi	GPIO1_MODE[4]	Master output / slave input / IO1 in multi-bit mode
SPI1	MISO1/GPIO1[5]	i/o	miso	GPIO1_MODE[5]	Master input / slave output / IO0 in multi-bit mode
SPI1	SCK1/GPIO1[6]	i/o	sck	GPIO1_MODE[6]	Master/slave clock
SPI1	XCS1/GPIO1[7]	i/o	xcs	GPIO1_MODE[7]	Master/slave chip select
SPI1	XWP1/GPIO2[14]	i/o	io2	GPIO2_MODE[14]	IO2 in 4-bit mode
SPI1	XHLD1/GPIO2[15]	i/o	io3	GPIO2_MODE[15]	IO3 in 4-bit mode

The SPIs are mapped in Y addresses 0xFC40 (SPI0) and 0xFC50 (SPI1).

SPI Registers					
SPI0 addr	SPI1 addr	Type	Reset	Abbrev	Description
0xFC40	0xFC50	r/w	0	SPIx_CF	Configuration
0xFC41	0xFC51	r/w	0	SPIx_CLKCF[9:0]	Clock configuration
0xFC42	0xFC52	r/w	0	SPIx_STATUS[7:0]	Status
0xFC43	0xFC53	r/w	0	SPIx_DATA	Sent / received data
0xFC44	0xFC54	r/w	0	SPIx_FSYNC	SSI Sync data in master mode
0xFC45	0xFC55	r/w	0	SPIx_DEFAULT	Data to send (slave) if SPIx_ST_TXFULL='0'

Main Configuration SPIx_CF Bits		
Name	Bits	Description
SPI_CF_MBITDDR	15	'1' = Receive when in multi-bit mode '0' = Transmit when in multi-bit mode
SPI_CF_BUSMODE	14:13	Select SPI bus bit width, 1-, 2- or 4-bit bus
SPI_CF_EARLYINT	12	'1' = interrupt when SPI_ST_TXFULL clear (TX mode) '0' = interrupt when no transfer ready (RX mode)
SPI_CF_SRESET	11	SPI software reset
SPI_CF_RXFIFOMODE	10	'1' = interrupt only when FIFO register full or CS deasserted with receive register full '0' = interrupt always when a word is received
SPI_CF_RXFIFO_ENA	9	Receive FIFO enable
SPI_CF_TXFIFO_ENA	8	Transmit FIFO enable
SPI_CF_XCSMODE	7:6	xCS mode in slave mode
SPI_CF_MASTER	5	Master mode
SPI_CF_DLEN	4:1	Data length in bits
SPI_CF_FSIDLE	0	Frame sync idle state

SPI_CF_MBITDDR register is a data direction select in multi-bit modes (2-bit and 4-bit modes). When register is reset the spi driver is enabled (tx mode) and when it is set the spi is receiving data (rx mode).

SPI_CF_BUSMODE register selects SPI bus width.

SPI_CF_BUSMODE Bits		
Value	Bus Mode	Description
11 or 10	4-bit mode	SPIx master/slave SPI is in 4-bit bus mode, Not supported with iFlash
01	2-bit mode	SPIx master/slave SPI is in 2-bit bus mode
00	1-bit mode	SPIx master/slave SPI is in 1-bit bus mode

In 2-bit mode the MISO and MOSI pins are both configured to either output mode or input mode. In 4-bit mode the MISO, MOSI, XHLD and XWP are used accordingly.

SPI_CF_EARLYINT selects whether the SPI interrupt happens immediately when the SPI device is capable of taking new data (1, useful for when transmitting data), or only when the SPI transfer has been fully completed (0, useful when mostly receiving data).

SPI_CF_XCSMODE selects xCS mode for slave operation. '00' is interrupted xCS mode, '10' is falling edge xCS mode, and '11' is rising edge xCS mode.

SPI_CF_MASTER sets master mode. If not set, slave mode is used.

SPI_CF_DLEN+1 is the length of SPI data in bits. Example: For 8-bit data transfers, set SPI_CF_DLEN to 7.

SPI_CF_FSIDLE contains the state of FSYNC when SPI_ST_TXRUNNING is clear. This bit is only valid in master mode.

Clock Configuration SPIx_CLKCF Bits		
Name	Bits	Description
SPI_CC_CLKDIV	9:2	Clock divider
SPI_CC_INV_CLKPOL	1	Inverse clock polarity selection
SPI_CC_INV_CLKPHASE	0	Inverse clock phase selection

In master mode, SPI_CC_CLKDIV is the clock divider for the SPI block. The generated SCLK frequency $f = \frac{f_i}{2 \times (c+1)}$, where f_i is the internal clock frequency CLKI, and c is SPI_CC_CLKDIV. Example: With a 61.44 MHz clock, SPI_CC_CLKDIV=15 divides the master clock by 16, and the output/sampling clock would thus be $f = \frac{61.44 \text{ MHz}}{2 \times (15+1)} = 1.92 \text{ MHz}$.

SPI_CC_INV_CLKPOL reverses the clock polarity. If SPI_CC_INV_CLKPOL is clear the data is read at rise edge and written at fall edge if SPI_CC_INV_CLKPHASE is clear. When SPI_CC_INV_CLKPHASE is set the data is written at rise edge and read at fall edge.

SPI_CC_INV_CLKPHASE defines the data clock phase. If clear the first data is written when xcs is asserted and data is sampled at first clock edge (rise edge when SPI_CC_INV_CLKPOL = 0 and fall edge if SPI_CC_INV_CLKPOL = 1). If SPI_CC_INV_CLKPHASE is set the first data is written at the first data clock edge and sampled at second.

Status SPIx_STATUS Bits		
Name	Bits	Description
SPI_ST_RXFIFOFULL	7	Receiver FIFO register full
SPI_ST_TXFIFOFULL	6	Transmitter FIFO register full
SPI_ST_BREAK	5	Chip select deasserted mid-transfer
SPI_ST_RXORUN	4	Receiver overrun
SPI_ST_RXFULL	3	Receiver data register full
SPI_ST_TXFULL	2	Transmitter data register full
SPI_ST_TXRUNNING	1	Transmitter running
SPI_ST_TXURUN	0	Transmitter underrun

SPI_ST_BREAK is set in slave mode if chip select was deasserted in interrupted xCS mode or a starting edge is encountered in xCS edge modes while a data transfer was in progress. This bit has to be cleared manually.

SPI_ST_RXORUN is set if a received byte overwrites unread data when it is transferred from the receiver shift register to the data register. This bit has to be cleared manually.

SPI_ST_RXFULL is set if there is unread data in the data register.

SPI_ST_TXFULL is set if the transmit data register is full.

SPI_ST_TXRUNNING is set if the transmitter shift register is in operation.

SPI_ST_TXURUN is set if an external data transfer has been initiated in slave mode and the transmit data register has not been loaded with new data to shift out. This bit has to be cleared manually.

Note: Because TX and RX status bits are implemented as separate entities, it is relatively easy to make asynchronous software implementations, which do not have to wait for an SPI cycle to finish.

SPIx_DATA[SPI_CF_DLEN:0] may be written to whenever SPI_ST_TXFULL is clear. In master mode, writing will initiate an SPI transaction cycle of SPI_CF_DLEN+1 bits. In slave mode, data is output as soon as suitable external clocks are offered. Writing to SPI_DATA sets SPI_ST_TXFULL, which will again be cleared when the data word was put to the shift register. If SPI_ST_TXRUNNING was clear when SPI_DATA was written to, data can immediately be transferred to the shift register and SPI_ST_TXFULL won't be set at all.

When SPI_ST_RXFULL is set, SPI_DATA may be read. Bits SPI_CF_DLEN:0 contain the received data. The rest of the 16 register bits are set to 0.

SPIx_FSYNC is meant for generation of potentially complex synchronization signals, including several SSI variants as well as a simple enough automatic chip select signal. SPIx_FSYNC is only valid in master mode.

If a write to SPIx_DATA is preceded by a write to SPIx_FSYNC, the data written to SPIx_FSYNC is sent to FSYNC pin with the same synchronization as the data written to SPIx_DATA is written to MOSI. When SPI_ST_TXRUNNING is clear, the value of SPI_CF_FSIDLE is set to FSYNC pin.

If SPIx_DATA is written to without priorly writing to SPIx_FSYNC, the last value written to SPIx_FSYNC is sent.

SPIx_FSYNC is double-buffered like SPIx_DATA.

The SPI block has one interrupt. Interrupt 0 request is sent when SPI_ST_BREAK is asserted, or when SPI_ST_TXFULL or SPI_ST_TXRUNNING is cleared. This allows for sending data in an interrupt-based routine, and turning chip select off when the device becomes idle.

11.9 Common Data Interfaces

VS1010d has a 3 KiB data buffer which is a dedicated peripheral memory. The memory can be configured to be used with:

- SPI slave interface
- SD Card Interface
- AES Decrypt

Block diagram of the data interfaces is shown in Figure 18.




Figure 18: Block diagram of data interfaces

Each peripheral can be configured to use its own address space. The DSP interface has a read and write port with auto incrementing address register. The read operation is pipelined and requires two reads to fill the pipeline. After that the memory can be read on each instruction cycle. It should be noted that the memory is time multiplexed between the peripherals, with the DSP having absolute highest priority. Because of this, some idle cycles are required during long DSP read/write operations. As a guideline at least every 16th read cycle should be left idle by the DSP. The DSP interface has Error Correction Code (ECC) registers for nand flash. It uses 2D xor to protect and correct data.

DSP Interface Registers for Peripheral Memory				
Reg	Type	Reset	Abbrev	Description
0xFC66	r	0	ECC_LP_LOW	ECC line parity register bits [15:0]
0xFC67	r	0	ECC_CP_LP_HIGH	ECC column parity bits [5:0] and line parity bits [17:16]
0xFC68	r/w	0	XP_CF	DSP interface control
0xFC69	r/w	0	XP_ADDR	Memory address register for dsp interface, 11 bits
0xFC6A	r/w	0	XP_ODATA	Memory write port for dsp
0xFC6B	r	0	XP_IDATA	Memory read port for dsp
0xFC6C	r/w	0	XP_ST	Interrupt status register for data buffer peripherals

ECC_LP_LOW and ECC_CP_LP_HIGH are the error correction code data registers. They are modified when DSPI_ODATA or DSPI_IDATA ports are accessed. The DSPI_CF_ECCENA must be set in order to use ECC.

XP_CF Bits		
Name	Bits	Description
XP_CF_AES_ENA	10	AES 128-bit block decrypt enable
XP_CF_ECC_RST	9	ECC reset
XP_CF_ECC_ENA	8	ECC enable
XP_CF_WRBUF_ENA	1	Data buffer write enable
XP_CF_RDBUF_ENA	0	Data buffer read enable

XP_CF_ECC_RST and XP_CF_ECC_ENA control the ECC unit. XP_CF_ECC_RST reset the unit when set. The register is reset automatically after one clock cycle.

XP_CF_ECC_ENA register enables the ECC calculation. Column parity (CP) and line parity (LP) registers are modified when data is read from XP_IDATA or written to XP_ODATA register and XP_CF_ECC_ENA is set.

XP_CF_WRBUF_ENA and XP_CF_RDBUF_ENA enable the dsp access to peripheral data buffer. When either register is set the XP_ADDR is incremented on each memory access and data is read (XP_IDATA) or written (XP_ODATA) to memory.

Data interfaces can generate only one common interrupt request for the DSP, INT_XPERIP (see Chapter 11.4, *Interrupt Controller*. The interrupt source is stored in the interrupt status register XP_ST.

XP_ST status register is used to track the interrupt source of the peripherals using data buffer memory. With the exception of bit XP_ST_INT_ENA, and XP_ST_SPIERR_INT, a write to XP_ST bits clears the bits in the origin register that are set in the data word. I.e. writing for example 0x4020 to XP_ST register clears the XP_ST_SD_INT interrupt request.

Interrupt sources are listed in the table below.

XP_ST Bits		
Name	Bits	Description
XP_ST_INT_ENA	14	Interrupt enable for data buffer peripherals
XP_ST_SPITXRB_HALF2_INT ¹	13	SPI slave transmit ring buffer second half empty
XP_ST_SPITXRB_HALF1_INT ¹	12	SPI slave transmit ring buffer first half empty
XP_ST_SPIRXRB_HALF2_INT ¹	11	SPI slave receive ring buffer second half full
XP_ST_SPIRXRB_HALF1_INT ¹	10	SPI slave receive ring buffer first half full
XP_ST_SPIERR_INT ²	9	SPI slave error, transfer was interrupted middle of byte
XP_ST_AES_INT ¹	6	AES block decrypt ready
XP_ST_SD_INT ¹	5	SD card interface ready interrupt
XP_ST_SPI_STOP_INT ¹	3	SPI slave stop interrupt, chip select to inactive state
XP_ST_SPI_START_INT ¹	2	SPI slave start interrupt, chip select to active state

¹ A write with the bit set will clear the bit.

² Read-only bit.

XP_ST_INT_ENA is the peripheral interrupt enable. When set the interrupt requests are forwarded to the interrupt controller. Interrupt requests in XP_ST are modified regardless of the value of XP_ST_INT_ENA.

The SPI slave error register (XP_ST_SPIERR_INT) is a read only register which is reset when SPI start is detected in the SPI bus and set if data transfer was interrupted in the middle of a byte.

11.9.1 SD Card Interface

VS1010d has a SD card interface which supports 1-bit and 4-bit data bus.

SD Card Interface Registers				
Reg	Type	Reset	Abbrev	Description
0xFC7C	r/w	0	SD_PTR	SD card memory address pointer
0xFC7D	r/w	0	SD_LEN	SD card data length, in bytes
0xFC7E	r/w	0	SD_CF	SD card configuration register
0xFC7F	r/w	0	SD_ST	SD card status register

SD_PTR is the 11-bit memory pointer register.

SD_LEN defines the number of bytes that are read from or written to SD card. The length is given in bytes.

SD_CF Bits		
Name	Bits	Description
SD_CF_NOCRCTX	12	Do not send crc (continued operation)
SD_CF_NOCRCRST	11	Do not reset crc register (continued operation)
SD_CF_4BIT	10	Use 4-bit data bus mode
SD_CF_ENA	7	Start SD card transfer
SD_CF_READSEL	6	Read (1) or write (0) select
SD_CF_CMDSEL	5	Command or data transfer select
SD_CF_NOSTARTB	4	Skip data start bit (continued operation)
SD_CF_NOSTOPB	3	Do not add data stop bit (continued operation)
SD_CF_CRC16	2	Enable crc16 calculation during write
SD_CF_CRC7	1	Enable crc7 calculation during write
SD_CF_POLL	0	Poll for start bit when read

SD_CF_NOCRCTX makes the interface to skip crc transfer.

SD_CF_NOCRCRST makes the interface to continues crc calculation from previous transfer.

SD_CF_4BIT forces the interface to use 4-bit data transfer instead of 1-bit if set.

SD_CF_ENA start SD card read or write transfer when set.

SD_CF_READSEL register selects a read transfer.

For code clarity SD_CF_WRITESEL has also been defined (as zero).

SD_CF_CMDSEL register selects between command and data transfers.

For code clarity SD_CF_DATASEL has also been defined (as zero).

SD_CF_NOSTARTB register forces the interface to skip start bit when set.

SD_CF_NOSTOPB register forces the interface to skip stop bit when set.

SD_CF_CRC16 and SD_CF_CRC7 enable the crc calculation. Crc is send automatically if SD_CF_NOCRCTX is reset.

SD_CF_POLL forces the SD card interface to search for start bit when reading command response or data. If start bit is not found during 256 SD clock cycles the operation is cancelled

and SD_ST_NOSTR error flag is set.

SD_ST Bits		
Name	Bits	Description
SD_ST_WAITSTATES	12:8	SD card clock configuration
SD_ST_REPEAT	7	Repeat mode enable
Reserved	6	Use '0'
SD_ST_CMDBRK	5	cmd response during data transfer
SD_ST_DAT0	4	SD card dat0 bus state
SD_ST_NOSTOPB_ERR	3	data stop bit missing error
SD_ST_CRC16_ERR	2	crc16 error when reading data
SD_ST_CRC7_ERR	1	crc7 error when reading command response
SD_ST_NOSTARTB_ERR	0	timeout error when reading, no start bit

SD_ST_WAITSTATES configures the length of SD card clock cycle. The cycle time is $2 \times (\text{SD_ST_WAITSTATES} + 1)$ dsp clock cycles.

SD_ST_REPEAT sets the interface into a pattern generation mode. In this mode the SD data lines repeat a 512 byte buffer continuously. The buffer's location in memory can be set with registers SD_PTR[10:8]. In this mode all other SD_ST and SD_CF registers should be reset. The SD_ST_WS and SD_CF_4BIT have their usual meaning.

SD_ST_CMDBRK is set if a cmd start bit is found during data transfer. This register is reset at the start of each SD card op.

SD_ST_DAT0 register samples the SD cards data 0 line.

SD_ST_NOSTOPB_ERR is set if stop bit was not found when reading data from SD card.

SD_ST_CRC16_ERR is set if crc16 error was detected when reading data from SD card.

SD_ST_CRC7_ERR is set if command response had a crc7 error.

SD_ST_NOSTARTB_ERR is set if start bit was not found during 256 SD clocks.

For code clarity also SD_ST_ANY_ERR has been defined as $(\text{SD_ST_NOSTOPB_ERR} | \text{SD_ST_CRC16_ERR} | \text{SD_ST_CRC7_ERR} | \text{SD_ST_NOSTARTB_ERR})$.

11.9.2 SPI Slave Peripheral

VS1010d has a secondary SPI slave which uses peripheral ram. In this mode the SPI1 pins are used and they must be configured to peripheral mode with GPIO1_MODE[7:4] registers.

SPI Slave Registers				
Reg	Type	Reset	Abbrev	Description
0xFC60	r/w	0	SPI2_CFG	SPI slave config register
0xFC61	r/w	0	SPI2_TXPTR	SPI slave transmit memory address pointer
0xFC62	r/w	0	SPI2_RXLEN	SPI slave receiver packet length
0xFC63	r/w	0	SPI2_RXPTR	SPI slave receiver memory address pointer
0xFC64	r/w	0	SPI2_RBUF	SPI slave transmitter/receiver ring buffer configuration
0xFC65	r	0	SPI2_RXADDR	SPI slave receiver memory address, 9 bits

SPI2_CFG Bits		
Name	Bits	Description
SPI2_CFG_META	15	SPI slave synchronization configuration
SPI2_CFG_RX_BE	14	Set big endian SPI slave receiver bit order
SPI2_CFG_TX_BE	13	Set big endian SPI slave transmitter bit order

SPI2_CFG_META register enables the use of higher bit rate. If the SPI slave and master are using same clock source this register can be set. The SPI slave synchronization is then made simpler. It is recommended to keep this register reset.

SPI2_CFG_RX_BE and SPI2_CFG_TX_BE are used to reverse bit order in SPI mode. When registers are reset the bits are sent/received lsb bit first (i.e. from 0 to 7). When registers are set the bits are sent/received msb bit first (i.e. from 7 to 0).

SPI2_TXPTR Bits		
Name	Bits	Description
SPI2_TXPTR_SPI_TX_ENA	15	SPI slave transmit enable
SPI2_TXPTR_SPI_RX_ENA	14	SPI slave receive enable
SPI2_TXPTR_BUSY	13	SPI slave transmitter busy
SPI2_TXPTR_PTR[8:0]	8:0	SPI slave transmitter memory address pointer

SPI2_TXPTR_SPI_TX_ENA and SPI2_TXPTR_SPI_RX_ENA are the SPI slave mode enables for transmit and receive. SPI start and stop interrupts are generated even though these registers would be reset. It should be noted that when SPI2_TXPTR_SPI_RX_ENA or SPI2_TXPTR_SPI_TX_ENA is set the receiver/transmitter address pointers must be initialized to a valid data start addresses.

SPI2_TXPTR_BUSY is the SPI slave transmitter busy flag. This flag is set if transmitter is enabled and chip select line is in its active state (low).

SPI2_TXPTR[8:0] is the SPI transmitter memory address pointer. This pointer is loaded with packet start address before transmitter is enabled.

SPI2_RXLEN Bits		
Name	Bits	Description
SPI2_RXLEN_PMODE	15	Peripheral pin mode select: SPI1 (0) / SPI slave (1)
SPI2_RXLEN_SPIINVCLK	14	SPI slave transmitter clock configuration
SPI2_RXLEN_LEN[9:0]	9:0	SPI slave receiver packet size in bytes

SPI2_RXLEN_SPIMODE register configures the VS1010d gpio1[7-4] pins to SPI slave mode. When register is reset (default state) the pins are usable by SPI1 peripheral.

SPI2_RXLEN_SPIINVCLK selects SPI slave transmitter clock edge. When register is reset the SPI out data is written after falling SPI clock edge. When register is set the data is written after rise edge. With high SPI bit rates (SPI clock > core clock / 6) the rise edge should be used. It should be noted that the SPI slave clock can not exceed core clock / 4 at any time.

SPI2_RXLEN_LEN[9:0] register is loaded with SPI receiver packet length counter when receiver returns from busy state to idle (packet end). Packet length is given in bytes.

SPI2_RXPTR Bits		
Name	Bits	Description
SPI2_RXPTR_BUSY	13	SPI slave receiver busy
SPI2_RXPTR_ENA	12	SPI slave receiver auto-enable
SPI2_RXPTR_PTR[8:0]	8:0	SPI slave receiver memory address pointer

SPI2_RXPTR_BUSY is a busy flag for SPI slave receiver. The receiver sets the flag when changes its state from idle to busy state.

SPI2_RXPTR_ENA enables an automatic RX after TX mode. This register controls the SPI receiver enable. When register is set the SPI transmit end automatically enables the SPI receiver. Receiver address pointer must be configured before this register is set.

SPI2_RXPTR[8:0] is the SPI slave receiver memory pointer. This pointer is loaded with packet start address before receiver is enabled. When receiver changes its state from idle to busy this register is loaded to memory write address pointer register.

SPI2_RBUF Bits		
Name	Bits	Description
SPI2_RBUF_TXENA	7	SPI slave transmitter ring buffer enable
SPI2_RBUF_TXCF	6:4	SPI slave transmitter ring buffer configuration
SPI2_RBUF_RXENA	3	SPI slave receiver ring buffer enable
SPI2_RBUF_RXCF	2:0	SPI slave receiver ring buffer configuration

SPI2_RBUF_TXENA and SPI2_RBUF_RXENA are ring buffer enable registers for transmitters and receiver respectively. Ring buffer size is defined with SPI2_RBUF_TXCF and SPI2_RBUF_RXCF registers as explained in next table.

Ring buffer configuration bits				
Name	CF register	Ring buf. size	Locked bits	Incremented bits
SPI2_RBUF_TXCF_512W ¹	011	512 words	[10:9]	[8:0]
SPI2_RBUF_TXCF_256W ¹	010	256 words	[10:8]	[7:0]
SPI2_RBUF_TXCF_128W ¹	001	128 words	[10:7]	[6:0]
SPI2_RBUF_TXCF_64W ¹	000	64 words	[10:6]	[5:0]

¹ For the corresponding RX configuration register, use name SPI2_RBUF_RXCF_xxxW instead, where xxx is the ring buffer size.

SPI2_RXADDR register is the current memory address where receiver stores data. This register is loaded with SPI2_RXPTR[10:0] when new packet start is detected in bus.

SPI slave generates an SPI start interrupt each time a new transmission is started by asserting XCS line low. SPI end interrupt is generated when XCS line is asserted high. When ring buffers are used the interrupt is given also when ring buffer address pointer has reached middle or end of the configured buffer size.

11.9.3 AES Peripheral

VS1010d has an AES (Advanced Encryption Standard) decrypting logic. The supported block size is 128 bits.

For more information about using AES contact VLSI Solution.

11.10 USB Peripheral

VS1010d has a Full Speed / Hi-Speed Universal Serial Bus. The Universal Serial Bus Controller handles USB 2.0 data traffic at 12 Mbit/s signalling speed and high speed USB data at 480 Mbit/s. The devices support a maximum of four endpoints.

The USB implementation is based on transceiver macromodel interface (UTMI). Block diagram of usb modules is shown in Figure 19

Simplified UTM module diagram is shown in Figure 20.




Figure 19: VS1010d USB block diagram

The USB device can handle traffic for the control endpoint (0) plus three input and output endpoints. Bulk, Isochronous and Interrupt transfer modes are supported at Full Speed (12 Mbit/s). The maximum packet size is 1023 bytes.

4 kilobytes of Y data memory is used as the USB packet buffer: 2 KiB for incoming packets (X:0xF400-0xF7FF) and 2 KiB for outgoing packets (X:0xF800-0xFBFF). The input buffer is a ring buffer with incoming packets consisting of a status word and n data words. The output buffer has 16 possible start locations for outgoing packets at 128-byte (64-address) intervals (note that all data addressing in VS1010d is based on 16-bit words).




Figure 20: VS1010d UTM functional block diagram

11.10.1 USB Peripheral Registers

Universal Serial Bus Controller Registers		
Address	Register	Function
0xFC80	USB_CF	USB Device Config
0xFC81	USB_CTRL	USB Device Control
0xFC82	USB_ST	USB Device Status
0xFC83	USB_RDPTR[9:0]	Receive buffer read pointer
0xFC84	USB_WRPTR[9:0]	Receive buffer write pointer
0xFC85	USB_UTMIR	UTM read control
0xFC86	USB_UTMIW	UTM write control
0xFC87	USB_HOST	Host control
0xFC88	USB_EP_SEND0	EP0IN Transmittable Packet Info
0xFC89	USB_EP_SEND1	EP1IN Transmittable Packet Info
0xFC8A	USB_EP_SEND2	EP2IN Transmittable Packet Info
0xFC8B	USB_EP_SEND3	EP3IN Transmittable Packet Info
0xFC90	USB_EP_ST0	Flags for endpoints EP0IN and EP0OUT
0xFC91	USB_EP_ST1	Flags for endpoints EP1IN and EP1OUT
0xFC92	USB_EP_ST2	Flags for endpoints EP2IN and EP2OUT
0xFC93	USB_EP_ST3	Flags for endpoints EP3IN and EP3OUT

USB_CF Bits		
Name	Bits	Description
USB_CF_RST	15	Reset Active
USB_CF_HDTOG	14	Reset value of host data toggle (set to 0)
USB_CF_DDTOG	13	Reset value of device data toggle (set to 0)
	12	Reserved, use '0'
USB_CF_NOHIGHSPEED	11	Set to disable high speed functionality.
USB_CF_DTOGERR	10	Data Toggle error control (set to 0)
USB_CF_MASTER	9	Set for master/host mode
USB_CF_RSTUSB	8	Reset receiver (set to 0)
USB_CF_USBENA	7	Enable USB
USB_CF_USBADDR	6:0	Current USB address

USB_CTRL Bits		
Name	Bits	Description
USB_CTRL_BUS_RESET	15	Interrupt mask for bus reset
USB_CTRL_SOF	14	Interrupt mask for start-of-frame
USB_CTRL_RX	13	Interrupt mask for receive data
USB_CTRL_TX	11	Interrupt mask for transmitter empty (idle)
USB_CTRL_NAK	10	Interrupt mask for NAK packet sent to host
USB_CTRL_TIME	9	Interrupt mask for bus timeout
USB_CTRL_SUSP	8	Interrupt mask for suspend request
USB_CTRL_RESM	7	Interrupt mask for resume request
USB_CTRL_BR_START	6	Interrupt mask for start of bus reset
USB_CTRL_DCON	5	Interrupt mask for usb disconnected
USB_CTRL_CF	0	USB Configured. 0→1 transition loads dtogg-host and dtogg-device

USB_ST Bits		
Name	Bits	Description
USB_ST_BRST	15	Bus reset occurred
USB_ST_SOF	14	Start-of-frame
USB_ST_RX	13	Receive data
USB_ST_TX_HLD	12	Transmitter holding register empty
USB_ST_TX_EMPTY	11	Transmitter empty (idle)
USB_ST_NAK	10	NAK packet sent to host
USB_ST_TIME	9	Bus time out
USB_ST_SUSPI	8	Device suspended
USB_ST_RES	7	Device resumed
USB_ST_MTERR	6	Bus reset start / USB master toggle error
USB_ST_STAT	5	Device disconnected / Status setup
USB_ST_SPD	4	USB hi-speed (0 = full speed, 1 = hi-speed)
USB_ST_PID	3:0	Packet id / Endpoint number of last rx/tx transaction

The USB_ST_PID can be used mainly for debugging purposes.

USB_RDPTR Bits		
Name	Bits	Description
USB_RDPTR	9:0	Packet Read Pointer

This buffer marks the index position of the last word that the DSP has successfully read from the receive packet buffer. DSP should control this register and update the position after each packet it has read from the receive buffer. After reset this register is zero.

USB_WRPTR Bits		
Name	Bits	Description
USB_WRPTR	9:0	Packet Write Pointer

After a packet has been received from the PC, the USB hardware updates this pointer to the receive buffer memory. USB_WRPTR is index location of the next free word location in the USB receive buffer. When USB_RDPTR equals to USB_WRPTR, the packet input buffer is empty. After reset this register is zero.

USB_UTMIR Bits		
Name	Bits	Description
USB_UTMIR_LSTATE	15:14	USB bus line state
USB_UTMIR_CNT	13:0	USB frame counter, master mode

USB_UTMIW Bits		
Name	Bits	Description
USB_UTMIW_ORIDE	15	Bus override
	14	Reserved, use '0'
USB_UTMIW_J	6	Drive chirp J
USB_UTMIW_HSHK	5	Reset handshake
USB_UTMIW_K	4	Drive chirp K
USB_UTMIW_RCVSEL	3	Receiver select
USB_UTMIW_TERMSEL	2	Termination select
USB_UTMIW_OPMOD	1:0	Operation mode

USB_HOST Bits		
Name	Bits	Description
USB_HOST_PID	15:12	USB host packet id
USB_HOST_ISOC	11	Disable NAK packet send
USB_HOST_TX	9	USB host send packet

USB_EP_SENDn Bits		
Name	Bits	Description
USB_EP_SEND_TXR	15	Packet ready for transmission
USB_EP_SEND_ADDR	13:10	Starting location of packet
USB_EP_SEND_LEN	9:0	Length of packet in bytes (0..1023)

When the DSP has written a packet into the transmit buffer, that is ready to be transmitted to the PC by an endpoint, the DSP signals the USB firmware by setting the value of the USB_EP_SENdn register of the endpoint that should transmit the packet (USB_EP_SEND0 for endpoint 0, USB_EP_SEND1 for endpoint 1 etc).

USB_EP_STn Bits		
Name	Bits	Description
EPnOUT (PC → Device) endpoint (0 .. 3) flags		
USB_EP_ST_OTYP	15:14	00=bulk 01=interrupt 11=isochronous
USB_EP_ST_OENA	13	1=enabled 0=disabled
USB_EP_ST_OSTL	12	Force STALL
USB_EP_ST_OSTL_SENT	11	At least 1 STALL sent
reserved	10:8	Use '0'
EPnIN (Device → PC) endpoint (0 .. 3) flags		
USB_EP_ST_ITYP	7:6	00=bulk 01=interrupt 11=isochronous
USB_EP_ST_IENA	5	1=enabled 0=disabled
USB_EP_ST_ISTL	4	Force STALL
USB_EP_ST_ISTL_SENT	3	At least 1 STALL sent
USB_EP_ST_INAKSENT	2	At least 1 NAK sent
USB_EP_ST_IXMIT_EMP	1	Transmitter empty
reserved	0	Use '0'

11.10.2 USB Receiver

The received packet is stored to 2kB USB receive memory in the format shown in Figure 21.




Figure 21: USB packet format

11.10.3 USB Clocking Modes

USB usage requires a special clock setup. The core clock must be set to 60 MHz. If only Full Speed USB is used the 60 MHz clock can be achieved by placing the PLL to 5x clocking mode and using 12.000 MHz XTAL. Alternatively, if XTAL is e.g. 12.288 MHz, 60 MHz can be generated with the RF PLL which can be programmed with fractional multiplier factors. When Hi-Speed USB is used the core clock must also be 60 MHz but this clock is always generated with the RF PLL. The xtal oscillator frequencies of 12.000 MHz or 12.288 MHz are recommended in this mode.

11.10.4 USB Host

USB module can be configured as an USB host. In USB host mode the 1.5kOhm pull up resistor in D+ pin is replaced with 15kOhm pull down resistors in both the D+ and D- pins.

USB host is capable of:

- Send Start of Frame (SOF) packets
- Send SETUP, IN and OUT packets
- Schedule transfers within 1ms frames
- Signal USB bus reset
- Provide USB power management

11.11 GPIO: Interruptable General Purpose IO Ports 0-2

VS1010d has 3 general purpose IO ports that can operate either in GP mode or in perip mode. In order to use pins as gpio the GPIOx_MODE registers must be cleared (default value).

GPIO port 0 is 11 bits wide, GPIO port 1 is 15 bits wide, and GPIO port 2 is 16 bits wide.

Interruptable General I/O GPIOx_ Base Addresses		
GPIO Index	Address	Bits in Port
GPIO0	0xFCA0	10:0
GPIO1	0xFCC0	14:0
GPIO2	0xFCE0	15:0

Interruptable General I/O Registers				
Reg	Type	Reset	Abbrev	Description
0	r/w	0	GPIOx_DDR	Data direction
1	r/w	0	GPIOx_ODATA	Data output
2	r	0	GPIOx_IDATA	Data input (I/O pin state)
3	r/w	0	GPIOx_INT_FALL	Falling edge interrupt enable
4	r/w	0	GPIOx_INT_RISE	Rising edge interrupt enable
5	r/w	0	GPIOx_INT_PEND	Interrupt pending source
6	w	0	GPIOx_SET_MASK	Data set (→ 1) mask
7	w	0	GPIOx_CLEAR_MASK	Data clear (→ 0) mask
8	r/w	0	GPIOx_BIT_CONF	Bit engine config 0 and 1
9	r/w	0	GPIOx_BIT_ENG0	Bit engine 0 read/write
10	r/w	0	GPIOx_BIT_ENG1	Bit engine 1 read/write

GPIOx_DDR register configure the directions of each of the 16 I/O pins. A bit set to 1 in the DDR turns the corresponding I/O pin to output mode, while a bit set to 0 sets the pin to input mode. The register is set to all zeros in reset, i.e. all pins are inputs by default. The current state of the DDR can also be read.

GPIOx_ODATA register sets the GPIO pin high or low. Only pins that are configured as outputs are affected.

GPIOx_IDATA monitors the current state of a pin. The actual logical levels of the I/O pins are seen in the input data register. Note: The pin state can be read even if the pin is in peripheral mode (i.e. GPIOx_MODE[y] is set).

GPIOx_INT_RISE and GPIOx_INT_FALL configures an interrupt trigger edge. If a bit of the falling edge interrupt enable register (GPIOx_INT_FALL) is set to 1, a falling edge in the corresponding pin (even when configured as output) will set the corresponding bit in the interrupt pending source register (GPIOx_INT_PEND).

If a bit of the rising edge interrupt enable register (GPIOx_INT_RISE) is set to 1, a rising edge in the corresponding pin (even when configured as output) will set the corresponding bit in the interrupt pending source register (GPIOx_INT_PEND).

GPIOx_INT_PEND defines the source of a pending interrupt. If any of the bits in the interrupt pending source register (GPIOx_INT_PEND) are set, an interrupt request is generated. Bits in GPIOx_INT_PEND can be cleared by writing a 1-bit to the bit that is to be cleared.

Note: the interrupt request will remain asserted until all GPIOx_INT_PEND bits are cleared.

Writing to GPIOx_SET_MASK sets the corresponding bits in GPIOx_ODATA. For example, if GPIOx_ODATA = 0xFF00, and 0xF0F0 is written to GPIOx_SET_MASK, the new value for GPIOx_ODATA is 0xFFF0. This is a write-only register.

Writing to GPIOx_CLEAR_MASK clears the corresponding bits in GPIOx_ODATA. For example, if GPIOx_ODATA = 0xFF00, and 0xF0F0 is written to GPIOx_CLEAR_MASK, the new value for GPIOx_ODATA is 0x0F00. This is a write-only register.

GPIOx_BIT_CONF is a bit engine configuration register and selects a mapping between an I/O bit and a data output/input register bit for each of the bit engine registers.

GPIOx_BIT_CONF Bits		
Name	Bits	Description
GPIO_BE_DAT1	15:12	Data bit selection (0..15) for bit engine 1
GPIO_BE_IO1	11:8	I/O bit selection (0..15) for bit engine 1
GPIO_BE_DAT0	7:4	Data bit selection (0..15) for bit engine 0
GPIO_BE_IO0	3:0	I/O bit selection (0..15) for bit engine 0

GPIOx_BIT_ENG0 is a register used to read/write a GPIO pin specified in GPIOx_BIT_CONF register.

When writing a value to the bit engine 0 register, the data bit specified in the configuration register is copied to the data output register bit specified in the same register.

When reading a value from the bit engine 0 register, the data input register bit specified in the configuration register is copied to the data bit specified in the same register, other bits read out as 0.

GPIOx_BIT_ENG1 works just like GPIOx_BIT_ENG0.

11.12 S/PDIF Peripheral

11.12.1 S/PDIF Receiver

S/PDIF receiver interface offers a receiver function for serial digital audio. S/PDIF supports two channels which are multiplexed in one signal line. Synchronizing to S/PDIF input data bit frequency is done by the digital frequency divider the clock of which is generated by the low jitter programmable PLL. Supported sampling frequencies are 32.0 kHz, 44.1 kHz, 48.0 kHz, 96.0 kHz and 192.0 kHz.

S/PDIF Receiver peripheral device supports linear PCM sample recovery up to 24 bits, S/PDIF subframe parity check, biphas channel coding check, subframe, frame, and block integrity checks, and read miss notification. This version does not perform cyclic redundancy check (CRC) for channel status bits in hardware. CRC check can be implemented by software if needed.

Frame format is depicted in Figure 22. X, Y, and Z are the allowed preambles of a subframe. An X subframe and an Y subframe constitute a frame. X preamble is replaced by Z preamble every 192 frames to indicate block limit.




Figure 22: S/PDIF frame format

Subframe format is depicted in Figure 23. A Preamble is a signal pattern lasting 4 time slots. S/PDIF Receiver decodes it and keeps track of frame and block integrity. A payload is max 24-bit sample word. Validity bit indicates whether the payload is valid audio sample. User data bit allows simultaneous data send. Channel information is conveyed in channel status bits as specified in IEC 60958-1 and IEC 60958-3. S/PDIF Receiver peripheral device uses the parity bit to calculate parity check. The result is shown in SP_CTL register bits LPerr and RPerr. Each bit occupies one time slot of the subframe.




Figure 23: S/PDIF sub-frame format

11.12.2 S/PDIF Receiver Registers

The base address for S/PDIF Receiver interface registers is Y:0xFD00.

S/PDIF Receiver Registers				
Address	Type	Reset	Abbrev	Description
0xFD00	r/w	0	SP_RX_CF	S/PDIF control and status register
0xFD01	r/w	0	SP_RX_CLKDIV	S/PDIF receiver clock divider register
0xFD02	r	0	SP_LDATA_LSB	S/PDIF input left input channel, bits 7-0
0xFD03	r	0	SP_LDATA	S/PDIF left input channel, bits 23-8
0xFD04	r	0	SP_RDATA_LSB	S/PDIF left input channel, bits 7-0
0xFD05	r	0	SP_RDATA	S/PDIF right input channel, bits 23-8
0xFD06	r/w	0	SP_RX_STAT	S/PDIF status register
0xFD07	r	0	SP_RX_BLFRCNT	S/PDIF frame status register

SP_RX_CF Bits		
Name	Bits	Description
SP_RX_CF_EN	3	S/PDIF receiver enable
SP_RX_CF_INT_ENA	1	Interrupt enable

SP_RX_CF_EN Enables S/PDIF Receiver peripheral. If disabled, i.e. '0', most of the peripheral is reset and synchronisation to S/PDIF stream is lost and must be re-acquired after enabling.

SP_RX_CF_INT_ENA, when set, enables S/PDIF receiver interrupt.

SP_RX_CLKDIV Bits		
Name	Bits	Description
SP_RX_CLKDIV	7:0	Receiver clock divider

SP_RX_CLKDIV is an 8-bit clock divider value that is used to adjust the S/PDIF Receiver peripheral to proper F_s according to master clock frequency. Default value is 8, resulting to $F_s = 48$ kHz with master clock = 24.576 MHz. Values smaller than 4 are not allowed, since at least 4 samples per audio sample are needed (2 samples per biphasic mark).

S/PDIF Receiver peripheral supports audio sampling frequencies up to 192 kHz.

The supported frequencies and corresponding bit rates are summarized in the following table. Bit rate is sampling frequency multiplied by 64, which is channel number (2) times subframe time slot count (32).

While the divider value should be targeted to bit rate of the table below, the peripheral actually operates with quadruple clock rate. This must be accounted for in the system clocking design. The system clock must be at least four (4) times the bit rate if S/PDIF peripheral is to be used. In other words, SP_CF_DIV values less than four (< 4) are forbidden. Divider must be even number.

S/PDIF Frequencies		
Fs	bit rate (Fs x 64)	Minimum system clock rate (4 x bit rate)
22.05 kHz	1.4112 MHz	5.6448 MHz
24 kHz	1.536 MHz	6.144 MHz
32 kHz	2.048 MHz	8.192 MHz
44.1 kHz	2.8224 MHz	11.2896 MHz
48 kHz	3.072 MHz	12.288 MHz
96 kHz	6.144 MHz	24.576 MHz
192 kHz	12.288 MHz	49.152 MHz

$Divider = Master\ clock / bit\ rate,$

$Divider > 3,$ even number.

SP_RX_LDATA, SP_RX_LDATA_LSB, SP_RX_RDATA and SP_RX_RDATA_LSB registers are received data registers. S/PDIF data is 24 bits and it is divided in two registers. 16 MSB bits are in registers SP_RX_LDATA and SP_RX_RDATA. The remaining 8 LSB bits are in registers SP_RX_LDATA_LSB and SP_RX_RDATA_LSB.

SP_RX_STAT Bits			
Name	Bits	type	Description
SP_RX_STAT_CHSCH	15	r/w	Channel Status Change
SP_RX_STAT_FRCV	14	r	Frame receive
N/A	13		always zero
SP_RX_STAT_MISS	12	r/w	Missed reading previous frame
SP_RX_STAT_BERR	11	r/w	Block error, Z preamble every 192 frames failure
SP_RX_STAT_FERR	10	r/w	Frame error, Y preamble after (X or Z) failure
SP_RX_STAT_SFERR	9	r/w	Subframe error, subframe \neq 28 bits
SP_RX_STAT_BIPHERR	8	r/w	Biphase coding error
SP_RX_STAT_RPERR	7	r/w	Parity error, right channel
SP_RX_STAT_LPERR	6	r/w	Parity error, left channel
SP_RX_STAT_RV	5	r	Validity bit, right channel
SP_RX_STAT_RU	4	r	User data bit, right channel
SP_RX_STAT_RC	3	r	Channel status bit, right channel
SP_RX_STAT_LV	2	r	Validity bit, left channel
SP_RX_STAT_LU	1	r	User data bit, left channel
SP_RX_STAT_LC	0	r	Channel status bit, left channel

SP_RX_STAT_CHSCH is a poll bit for channel status change interrupt.

Channel status change bit is set when at least one of the following conditions is satisfied:

- Channel status bit 0, selection between professional and consumer mode, is changed.
- Channel status bit 1, which indicates whether the sample word is linear PCM or not, is changed.
- Validity bit for either channel, left or right, is changed.

This register must be reset by software.

SP_RX_STAT_FRCV is set by the peripheral when a frame is received, and cleared when SP_RX_LDATA is read.

SP_RX_STAT_MISS bit is set if SP_RX_STAT_FRCV is set and new samples are written to SP_RX_LDATA and SP_RX_RDATA. The time to read the samples is a few clock cycles less than the sampling period.

SP_RX_STAT_BERR is set if the period between Z-preambles is not equal to 192 frames.

SP_RX_STAT_FERR is set if Y-preamble does not follow X-preamble or Z-preamble.

SP_RX_STAT_SFERR is set if the previous subframe has not been equal to 32 time slots.

SP_BIPHERR is set if biphasic coding of the S/PDIF channel is compromised.

SP_RX_STAT_RPERR and SP_RX_STAT_LPERR are set if the parity count is failed in the respective subframe.

SP_RX_STAT_MISS, SP_RX_STAT_BERR, SP_RX_STAT_FERR, SP_RX_STAT_SFERR, SP_BIPHERR, SP_RX_STAT_RPERR, and SP_RX_STAT_LPERR are “sticky” bits, i.e. if set they keep their state until cleared by sw.

SP_RX_STAT_RV and SP_RX_STAT_LV are validity bits for right channel and left channel, respectively. When validity bit is '0', sample word is a valid PCM sample.

SP_RX_STAT_RU and SP_RX_STAT_LU are user data bits. User data bits should be used as specified in IEC 60958-3.

SP_RX_STAT_RC and SP_RX_STAT_LC are channel status bits. According to the S/PDIF standard, both channels should convey the same bits. Again, for full description of channel status bits, refer to IEC 60958-3.

SP_RX_BLFRCNT Bits			
Name	Bits	Type	Description
SP_RX_BLCNT	15:8	r	Transmitter frame number (0...191)
SP_RX_FRCNT	7:0	r	Receiver frame number (0...191)

SP_RX_BLCNT is the frame number of the next stereo sample to be transmitted (0...191). It is cleared every 192 frames (stereo samples).

SP_RX_FRCNT is the frame number of the last received stereo sample (0...191). It is cleared with each Z preamble or when the counter would reach the value of 192.

S/PDIF Receiver issues an interrupt when it has received a frame. When interrupt occurs the channel status bits are updated to the S/PDIF status register. Software must validate the status of the received samples according to the status bits. This interrupt is enabled by setting SP_RX_CF_INT_ENA bit.

11.12.3 S/PDIF Receiver Sample Rate Estimation

S/PDIF receiver sample rate can be estimated with a pulse width counter which tracks the minimum input signal low and high time in clock cycles.

S/PDIF Receiver Registers				
Address	Type	Reset	Abbrev	Description
0xFD0C	r/w	0xFFFF	SP_RX_PW[15:8][7:0]	Pulse width counter for sample rate estimation

SP_RX_PW Bits		
Name	Bits	Description
SP_RX_PW_CNT	15:8	Current value of pulse width counter
SP_RX_PW_MIN	7:0	Minimum pulse width in clock cycles

SP_RX_PW_CNT register counts the pulse high/low time after each change in the S/PDIF input stream. The value is saturated to 0xFF if no change in signal was detected. SP_RX_PW_MIN register logs the minimum pulse width time in clock cycles after the counter was started. This register is initialized to 0xFF when the counter is disabled. This register can also be initialized by software during the pulse width counting.

SP_RX_CF Bits		
Name	Bits	Description
SP_RX_CF_PWCNT_ENA	0	Pulse width counter enable

SP_RX_CF_PWCNT_ENA enables the pulse width counter. This counter can be used to estimate the input sample rate. The pulse width counter can be used separately from the S/PDIF receiver (i.e. SP_RX_CF_EN register has no effect on the counter operation.)

Input sample rate is

$$F_{S_{prx}} = \frac{\text{Core clock}}{(128 \times SP_RX_PW_MIN)}$$

11.12.4 S/PDIF Transmitter

S/PDIF is a serial digital audio transfer standard. Sampling frequencies up to 192 kHz and sample word width of 16 - 24 bits are supported for two channels. S/PDIF transmitter peripheral has a processor interface and one external output signal for digital audio. S/PDIF is described in IEC 60958-1 and IEC 60958-3. Standard connectors are defined in IEC 60268-11:1987 although commercial products feature a variety of connectors both electrical and optical.

The speed of the S/PDIF transmitter depends on the sampling frequency of the audio signal. Since S/PDIF signal is often used to retrieve a clock signal at the receiving end, S/PDIF transmitter must produce an exact frequency with a very low jitter.

Supported sampling frequencies are 32 kHz, 48 kHz, 96 kHz and 192 kHz when master clock frequency is $n \times 12.288$ MHz. 44.1 kHz sampling frequency is supported.

11.12.5 S/PDIF Transmitter Registers

S/PDIF supports audio sample width of 16 to 24 bits. The exact figure is conveyed to the receiver by channel status bits. If the the transmitted sample word is less than 24 bits wide, the remaining LSB's must be zero.

Channel status registers provide interface to the S/PDIF standard implementation channel status bits. The S/PDIF Transmitter inserts the corresponding bits to their proper places in the transfer frame. Channel status data (byte 23) for cyclic redundancy check character (CRCC) is not tested yet.

This document offers a terse description of the channel status bits. Full coverage in IEC 60958-3 is mandatory. Current implementation shares Channel Status Data bits (registers CHS0 and CHS1) for both channels!

S/PDIF Transmitter Registers				
Reg	Type	Reset	Abbrev	Description
0xFD02	w	0	SP_LDATA_LSB	Left channel Audio sample bits 7-0
0xFD03	w	0	SP_LDATA	Left channel Audio sample bits 23-8
0xFD04	w	0	SP_RDATA_LSB	Right channel Audio bits sample 7-0
0xFD05	w	0	SP_RDATA	Right channel Audio sample bits 23-8
0xFD08	r/w	0	SP_TX_CHST0	Channel Status 0
0xFD09	r/w	0	SP_TX_CHST1	Channel Status 1
0xFD0A	r/w	0	SP_TX_CHST2	Channel Status 2
0xFD0B	r/w	0x40	SP_TX_CF	Transmitter configuration

SP_TX_LDATA, SP_TX_LDATA_LSB, SP_TX_RDATA and SP_TX_RDATA_LSB registers are transmitter data registers. S/PDIF data is 24 bits and it is divided in two registers. 16 MSB bits are in registers SP_TX_LDATA and SP_TX_RDATA. The remaining 8 LSB bits are in registers SP_TX_LDATA_LSB and SP_TX_RDATA_LSB.

Channel Status SP_TX_CHST0			
Name	Bits of data word	Bits of Channel status	Description
SP_TX_CHST0_CAT	15:8	15:8	Category Code
SP_TX_CHST0_MD0	7:6	7:6	PCM Mode 0
SP_TX_CHST0_PCMM	5:3	5:3	Linear PCM Mode
SP_TX_CHST0_CP	2	2	Copyright
SP_TX_CHST0_PCM	1	1	Linear PCM
SP_TX_CHST0_PROCON	0	0	Professional/Consumer mode

SP_TX_CHST0_CAT indicates to which category the device belongs. Default value is "00000000".

The default value of SP_TX_CHST0_MD0 is "00". No other states are defined yet.

When SP_TX_CHST0_PCM is '0', SP_TX_CHST0_PCMM selects linear PCM mode. The default value is "000" which corresponds to 2 audio channels without pre-emphasis.

SP_TX_CHST0_CP is a copyright bit. When '0', copyright for current stream is asserted.

SP_TX_CHST0_PCM is '0' when the audio sample word is linear PCM.

SP_TX_CHST0_PROCON is '0' in S/PDIF defining consumer usage. If this bit is '1', channel is for professional use and the interface would be called AES/EBU. However, the channel status bits would be different in this case.

Channel Status SP_TX_CHST1			
Name	Bits of data word	Bits of Channel status	Description
-	15:14	31:30	Not specified, "00"
SP_TX_CHST1_CLKA	13:12	29:28	Clock Accuracy
SP_TX_CHST1_FS	11:8	27:24	Sampling Frequency
SP_TX_CHST1_CH	7:4	23:20	Channel Number
SP_TX_CHST1_SRC	3:0	19:16	Source Number

SP_TX_CHST1_CLKA indicates the level of clock accuracy the S/PDIF transmitter is capable of providing to its output.

The sampling frequency of the audio sample stream is defined in SP_TX_CHST1_FS.

SP_TX_CHST1_CH is the number of channels in the transmission. "0011" indicates two channel stereo format.

SP_TX_CHST1_SRC is the number of sources. "0000" is defined as "do not take into account".

Channel Status SP_TX_CHST2			
Name	Bits of data word	Bits of Channel status	Description
SP_TX_CHST2_ST_NWRQ	13		New Word Request (read only bit)
SP_TX_CHST2_TX_ENA	12		Transmitter enable
SP_TX_CHST2_RS1_RU	11		User Data bit, right channel
SP_TX_CHST2_RS1_RV	10		Validity bit, right channel
SP_TX_CHST2_LS1_RU	9		User Data bit, left channel
SP_TX_CHST2_LS1_RV	8		Validity bit, left channel
SP_TX_CHST2_CH2_FSO	7:4	39:36	Original Sampling Frequency
SP_TX_CHST2_CH2_WRDL	3:1	35:33	Sample Word Length
SP_TX_CHST2_CH2_WRDLM	0	32	Maximum Sample Word Length

SP_TX_CHST2_ST_NWRQ bit is set when new sample words must be written to sample word registers. It is cleared when SP_TX_CHST2_TX_LDATA is written. Hence, SP_TX_CHST2_ST_NWRQ has the same function as S/PDIF Interrupt, but this bit is not controlled by SP_TX_CHST2_CF_IE.

SP_TX_CHST2_TX_ENA is the S/PDIF transmit enable. Transmitter is enabled when this register is set.

SP_TX_CHST2_RS1_RU is a user data bit for the right channel. Default value is '0'. User data bits can be used to convey an application specific message to the receiver. Some equipment categories dictate the message, see IEC 60958-3.

SP_TX_CHST2_RS1_RV is the validity bit of the right channel sample word. If the audio sample word is not a linear PCM, this bit must be set.

SP_TX_CHST2_LS1_LU is a user data bit for the left channel. Default value is '0'. User data bits can be used to convey an application specific message to the receiver. Some equipment categories dictate the message, see IEC 60958-3.

SP_TX_CHST2_LS1_LV is the validity bit of the left channel sample word. If the audio sample word is not a linear PCM, this bit must be set.

SP_TX_CHST2_CH2_FSO defines the original sampling frequency of the audio stream. "0000" means the original sampling frequency is not indicated (default).

In SP_TX_CHST2_CH2_WRDL, the sample word length is coded with respect to SP_TX_CHST2_CH2_WRDL. "000" means the word length is not indicated.

SP_TX_CHST2_CH2_WRDLM indicates whether the maximum word length is 24 bits ('1') or 20 bits ('0').

S/PDIF TX Configuration SP_TX_CF		
Name	Bits	Description
SP_TX_CF_CLKDIV	15:2	Clock divider
SP_TX_CF_IE	1	Interrupt enable
SP_TX_CF_SND	0	Send words

SP_TX_CF_CLKDIV contains a clock divider value that is used to generate S/PDIF Transmitter operating frequency. The target is twice the bit rate. Bit rate is sampling frequency of the transmitted signal multiplied by 64. For example, 48 kHz audio signal requires bit rate of 3.072 MHz and consequent clock frequency for the peripheral is 6.144 MHz. Default value for SP_TX_CF_CLKDIV is 4, resulting to $F_s = 48$ kHz when master clock frequency is 24.576 MHz. Zero is forbidden value.

S/PDIF Transmitter frequencies		
Fs	bit rate (Fs x 64)	Target frequency for clock divider
32 kHz	2.048 MHz	4.096 MHz
44.1 kHz	2.8224 MHz	5.6448 MHz
48 kHz	3.072 MHz	6.144 MHz
96 kHz	6.144 MHz	12.288 MHz
192 kHz	12.288 MHz	24.576 MHz

Divider = Master clock / Targer frequency, Divider = Master clock / (Fs * 64 * 2).

SP_TX_CF_IE, when '1', enables processor interrupt request when new values must be written for the sample word registers: SP_LDATA and SP_RDATA. Default is '0'.

SP_TX_CF_SND, when '1', S/PDIF Transmitter sends the data in the sample word registers. Otherwise only empty subframes with zero payload will be sent. This is because the receiver may use S/PDIF signal as a clock source and hence, the S/PDIF signal must not stop even though no data is sent.

The S/PDIF Transmitter has one interrupt. Interrupt request is issued when SP_ST_NWRQ is set, i.e. when new sample words must be written to the sample word registers.

11.13 UART (Universal Asynchronous Receiver/Transmitter) Peripheral

The RS232 UART implements a serial interface using RS232 standard 8N1 (8 data bits, no parity, 1 stop bit).




Figure 24: RS232 serial interface protocol

When the line is idling, it stays in logic high state. When a byte is transmitted, the transmission begins with a start bit (logic zero) and continues with data bits (LSB first) and ends up with a stop bit (logic high). 10 bits are sent for each 8-bit byte frame.

11.13.1 UART Peripheral Registers

UART0 Registers				
Reg	Type	Reset	Abbrev	Description
0xFE00	r	0	UART0_STATUS[4:0]	Status
0xFE01	r/w	0	UART0_DATA[7:0]	Data
0xFE02	r/w	0	UART0_DATAH[15:8]	Data High
0xFE03	r/w	0	UART0_DIV	Divider

UART1 Registers				
Reg	Type	Reset	Abbrev	Description
0xFE10	r	0	UART1_STATUS[4:0]	Status
0xFE11	r/w	0	UART1_DATA[7:0]	Data
0xFE12	r/w	0	UART1_DATAH[15:8]	Data High
0xFE13	r/w	0	UART1_DIV	Divider

UART_STATUS register monitors the UART status.

UART_STATUS Bits		
Name	Bits	Description
UART_ST_FRAMERR	4	Framing Error (stop bit was 0)
UART_ST_RXORUN	3	Receiver overrun
UART_ST_RXFULL	2	Receiver data register full
UART_ST_TXFULL	1	Transmitter data register full
UART_ST_TXRUNNING	0	Transmitter running

UART_ST_FRAMERR is set at the time of stop bit reception. When reception is functioning normally, stop bit is always “1”. If, however, “0” is detected at the line input at the stop bit time, UART_ST_FRAMERR is set to “1”. This can be used to detect “break” condition in some protocols.

UART_ST_RXORUN is set if a received byte overwrites unread data when it is transferred from the receiver shift register to the data register, otherwise it is cleared.

UART_ST_RXFULL is set if there is unread data in the data register.

UART_ST_TXFULL is set if a write to the data register is not allowed (data register full).

UART_ST_TXRUNNING is set if the transmitter shift register is in operation.

UART_DATA is the uart data register. A read from UART_DATA returns the received byte in bits 7:0, bits 15:8 are returned as '0'. If there is no more data to be read, the receiver data register full indicator will be cleared.

A receive interrupt will be generated when a byte is moved from the receiver shift register to the receiver data register.

A write to UART_DATA sets a byte for transmission. The data is taken from bits 7:0, other bits in the written value are ignored. If the transmitter is idle, the byte is immediately moved to the transmitter shift register, a transmit interrupt request is generated, and transmission is started. If the transmitter is busy, the UART_ST_TXFULL will be set and the byte remains in the transmitter data register until the previous byte has been sent and transmission can proceed.

UART_DATAH is the same register as the UART_DATA, except that bits 15:8 are used.

UART_DIV register configures uart transmission speed.

UART_DIV Bits		
Name	Bits	Description
UART_DIV_D1	15:8	Divider 1 (0..255)
UART_DIV_D2	7:0	Divider 2 (8..255)

The divider is set to 0x0000 in reset. The ROM boot code must initialize it correctly depending on the master clock frequency to get the correct bit speed. The second divider (D_2) must be from 8 to 255.

The TX/RX speed $f = \frac{f_m}{(D_1+1) \times (D_2)}$ bps, where f_m is XTALI.

11.14 Watchdog Peripheral

The watchdog consist of a watchdog counter and some logic. After reset, the watchdog is inactive. The counter reload value can be set by writing to WDOG_CF. The watchdog is activated by writing 0x4ea9 to register WDOG_KEY. Every time this is done, the watchdog counter is reset. Every 65536'th XTALI clock cycle the counter is decremented by one. If the counter underflows, it will activate vsdsp's internal reset sequence.

Thus, after the first 0x4ea9 write to WDOG_KEY, subsequent writes to the same register with the same value must be made no less than every $65536 \times \text{WDOG_CF}$ clock cycles.

Once started, the watchdog cannot be turned off. Also, a write to WDOG_CF doesn't change the counter reload value.

After watchdog has been activated, any read/write operation from/to WDOG_CF or WDOG_DUMMY will invalidate the next write operation to WDOG_KEY. This will prevent runaway loops from re-setting the counter, even if they do happen to write the correct number. Writing an incorrect value to WDOG_KEY will also invalidate the next write to WDOG_KEY.

Reads from watchdog registers return undefined values.

11.14.1 Watchdog Registers

Watchdog Registers				
Reg	Type	Reset	Abbrev	Description
0xFE20	w	0	WDOG_CF	Configuration
0xFE21	w	0	WDOG_KEY	Clock configuration
0xFE22	w	0	WDOG_DUMMY[-]	Dummy register

11.15 I2S Peripheral

VS1010d has a bi-directional I2S digital interface. I2S is a serial audio interface which uses serial bit clock (i2s_bck), frame sync (i2s_frm) and serial data line (i2s_dout, i2s_din) to transfer data. I2S frame consists of left and right data which is transmitted left word first and MSB bit first. Data is latched out at falling edge of bit clock and latched in at rising edge of bit clock. I2S data format is shown in Figure 25.




Figure 25: I2S frame format

11.15.1 I2S Peripheral Registers

I2S Registers				
Reg	Type	Reset	Abbrev	Description
0xFE60	r/w	0x0001	I2S_CF[13:0]	Configuration and status register
0xFE61	r/w	0	I2S_LEFT_LSB	Left data bits[15:0]
0xFE62	r/w	0	I2S_LEFT	Left data bits[31:16]
0xFE63	r/w	0	I2S_RIGHT_LSB	Right data bits[15:0]
0xFE64	r/w	0	I2S_RIGHT	Right data bits[31:16]

I2S_CF Bits		
Name	Bits	Description
I2S_CF_32B ¹	13	32-bit mode (1) / 16-bit mode (0) select
I2S_CF_INTENA ¹	12	I2S peripheral interrupt enable
I2S_CF_RXRFULL	11	Receiver right data register full
I2S_CF_RXLFFULL	10	Receiver left data register full
I2S_CF_RXORUN	9	Receiver over run flag
I2S_CF_TXRFULL	8	Transmitter right data register full
I2S_CF_TXLFFULL	7	Transmitter left data register full
I2S_CF_TXURUN	6	Transmitter under run flag
I2S_CF_MODE ¹	5	I2S output mode: DSP (1) or SRC (0) out
I2S_CF_FS[1:0] ¹	4:3	I2S sample rate selection
I2S_CF_ENA	2	I2S peripheral enable
I2S_CF_ENAMCK ¹	1	I2S master clock (12 MHz) pad driver enable
I2S_CF_MASTER ¹	0	I2S master (1) / slave (0) mode select

¹ Value can only be changed if I2S_CF_ENA has previously been cleared to 0.

I2S_CF_MASTER bit is used to select between master (1) and slave (0) modes. In master mode the VS1010d generates bit clock and frame sync signals. In slave mode the external I2S master generates the clock and sync signals.

I2S_CF_ENAMCK is the 12 MHz output clock enable signal. It can be used to clock external I2S circuitry. This clock is the same clock as the XTALI oscillator clock of VS1010d.

I2S_CF_ENA is the transmitter and receiver enable signal. When set the receiver and transmitter enter the active state. Other fields of the same register (I2S_CF_32B, I2S_CF_INTENA, I2S_CF_MODE, I2S_CF_FS, I2S_CF_ENAMCK, and I2S_CF_MASTER) can only be changed if I2S_CF_ENA is 0.

I2S_CF_FS register is used to set the I2S peripheral sample rate. This register can be modified only when I2S is in idle state, i.e. I2S_CF_ENA is reset. Next table lists the sample rates when XTALI = 12.288 MHz is used.

I2S Sample Rates		
I2S_CF_FS[1:0]	16-bit mode	32-bit mode
11	48 kHz	24 kHz
10	192 kHz	96 kHz
01	96 kHz	48 kHz
00	48 kHz	24 kHz

I2S_CF_MODE register selects between DSP mode (1) and SRC mode (0). In DSP mode the data is transferred from registers I2S_LEFT, I2S_LEFT_LSB, I2S_RIGHT and I2S_RIGHT_LSB. In SRC mode which is the default data is sampled from DAC's SRC filter and I2S is operating in master mode only.

I2S_CF_TXURUN is the transmitter under run flag register. It is set if left or right data buffer register was empty as it was copied to shifter register.

I2S_CF_TXLFULL and I2S_CF_TXRFULL registers are the transmitter data buffer full flags for left and right channel. Flags are set when transmitter data buffer registers are modified. The flags are reset as the left and right data buffer is copied to shifter register.

I2S_CF_RXORUN is the receiver over run flag. It is set when receiver data buffers were full and new frame was received. The flag is reset by writing it to '0'.

I2S_CF_RXLFULL and I2S_CF_RXRFULL are the receiver data buffer full flags for left and right channel. Flags are set when receiver data buffer registers are full. The flags are reset as the left and right data buffer is read.

I2S_CF_INTENA enables the I2S interrupt when set.

I2S_CF_32B register selects between 32-bit (1) and 16-bit (0) data format. This register can be modified only in idle state.

I2S_LEFT, I2S_LEFT_LSB, I2S_RIGHT and I2S_RIGHT_LSB are the left and right data registers for receiver and transmitter. Each write to I2S_LEFT and I2S_RIGHT registers sets the I2S_CF_TXLFULL and I2S_CF_TXRFULL flags. Each read from I2S_LEFT and I2S_RIGHT registers resets the I2S_CF_RXLFULL and I2S_CF_RXRFULL flags. In 16-bit mode the registers I2S_LEFT_LSB and I2S_RIGHT_LSB are not used. In 32-bit mode they are used to transfer 16 LSBs of data.

11.16 Timer Peripheral

VS1010d has three 32-bit timers that can be initialized and enabled independently of each other. If enabled, a timer initializes to its user initialized start value, and starts decrementing every clock cycle. When the value goes past zero, an interrupt request is generated, and the timer initializes to the value in its start value register, and continues downcounting. A timer stays in that loop as long as it is enabled. Each timer has its own interrupt request.

A timer has a 32-bit timer register for down counting and a 32-bit TIMER1_LH register for holding the timer start value written by the processor. Timers also have a common TIMER_ENA control register.

11.16.1 Timer Peripheral Registers

Timer Registers				
Reg	Type	Reset	Abbrev	Description
0xFE80	r/w	0	TIMER_CF[7:0]	Timer configuration
0xFE81	r/w	0	TIMER_ENA[3:0]	Timer enable
0xFE82	r	0	TIMER_CAP0_LO	Timer0 capturevalue - LSBs
0xFE83	r	0	TIMER_CAP0_HI	Timer0 capturevalue - MSBs
0xFE84	r/w	0	TIMER_T0L	Timer0 startvalue - LSBs
0xFE85	r/w	0	TIMER_T0H	Timer0 startvalue - MSBs
0xFE86	r/w	0	TIMER_T0CNTL	Timer0 counter - LSBs
0xFE87	r/w	0	TIMER_T0CNTH	Timer0 counter - MSBs
0xFE88	r/w	0	TIMER_T1L	Timer1 startvalue - LSBs
0xFE89	r/w	0	TIMER_T1H	Timer1 startvalue - MSBs
0xFE8A	r/w	0	TIMER_T1CNTL	Timer1 counter - LSBs
0xFE8B	r/w	0	TIMER_T1CNTH	Timer1 counter - MSBs
0xFE8C	r/w	0	TIMER_T2L	Timer2 startvalue - LSBs
0xFE8D	r/w	0	TIMER_T2H	Timer2 startvalue - MSBs
0xFE8E	r/w	0	TIMER_T2CNTL	Timer2 counter - LSBs
0xFE8F	r/w	0	TIMER_T2CNTH	Timer2 counter - MSBs

TIMER_CF Bits		
Name	Bits	Description
TIMER_CF_CLKDIV	7:0	Master clock divider

TIMER_CF_CLKDIV is the master clock divider for all timer clocks. The generated internal clock frequency $f_i = \frac{f_m}{c+1}$, where f_m is the master clock frequency and c is TIMER_CF_CLKDIV. Example: With a 12 MHz master clock, TIMER_CF_DIV=3 divides the master clock by 4, and the output/sampling clock would thus be $f_i = \frac{12MHz}{3+1} = 3MHz$.

TIMER_ENA Bits		
Name	Bits	Description
TIMER_ENA_CAP0	3	Enable timer 0 capture
TIMER_ENA_T2	2	Enable timer 2
TIMER_ENA_T1	1	Enable timer 1
TIMER_ENA_T0	0	Enable timer 0

TIMER_ENA controls the timer. TIMER_ENA_CAP0 activates capturing Timer 0. If set, whenever a GPIO interrupt occurs, values of registers TIMER_T0L and TIMER_T0H are copied to TIMER_CAP0_LO and TIMER_CAP0_HI, respectively. TIMER_ENA_T2, TIMER_ENA_T1, and TIMER_ENA_T0 activate timers 2, 1, and 0, respectively.

TIMER_Tx[L/H] register defines the Timer X Startvalue. The 32-bit start value TIMER_Tx[L/H] sets the initial counter value when the timer is reset. The timer interrupt frequency is $f_t = \frac{f_i}{c+1}$ where f_i is XTALI and c is TIMER_Tx[L/H].

TIMER_TxCNT[L/H] contains the current counter values. By reading a register pair for a timer, the user may get information of how long it will take before the next timer interrupt. Also, by writing to this register, a one-shot different length timer interrupt delay may be realized. Note that reading / writing a 32-bit value is a non-atomic operation, so care must be taken to read the registers in such a way that ensures that the 16 MSBs and 16 LSBs are not from inconsistent points of time (e.g. reading TIMER_T0H as 0x0001 when TIMER_T0 is 0x00010000, then reading TIMER_T0L as 0xffff when TIMER_T0 is 0x0000ffff, and coming the the incorrect conclusion that TIMER_T0 is 0x0001ffff).

Each timer has its own interrupt, which is asserted when the timer counter underflows.

11.17 RTC: Real Time Clock

The Real Time Clock (RTC) is a 32-bit time keeping counter which has a resolution of 1 second. It is used for accurate time measurements when the CPU is powered down.

The oscillator input clock frequency for the RTC is 32768Hz. This signal is divided by 256 to give a 128Hz signal. This signal is then further divided by 128 and forwarded to the real time clock. For better temporal resolution, it is possible to read the phase of the 1/128s counter.

Another function of VS1010d RTC is time alarm.

The RTC consists of two parts, the Real Time Clock module and its DSP interfacing peripheral. The RTC has its own power network which enables its use when the rest of the system is powered off.

11.17.1 RTC Peripheral Registers

RTC Interface Registers				
Reg	Type	Reset	Abbrev	Description
0xFEA0	r/w	0	RTC_LOW	RTC data register bits [15:0]
0xFEA1	r/w	0	RTC_HIGH	RTC data register bits [31:16]
0xFEA2	r/w	0	RTC_CF[4:0]	RTC control and status register

RTC_CF Bits		
Name	Bits	Description
RTC_CF_GSCK	4	Generate serial clock for RTC
RTC_CF_EXEC	3	RTC execute instruction
RTC_CF_RDBUSY	2	Read cycle init and busy flag
RTC_CF_DBUSY	1	Data cycle init and busy flag
RTC_CF_IBUSY	0	Instruction cycle init and busy flag

RTC_LOW and RTC_HIGH are the RTC data registers. Write to RTC_CF registers busy bits start a data transfer to/from RTC. When the operation has finished the status bit is reset. If the operation is a read operation, the result can be read from RTC_HIGH and RTC_LOW registers.

RTC_IBUSY is the instruction cycle initialization register. When RTC_IBUSY is set the current content of RTC_HIGH and RTC_LOW registers is transferred to RTC and latched to its instruction register. When the RTC has been read it resets RTC_IBUSY.

RTC_DBUSY is the data cycle initialization register. When RTC_DBUSY is set the current content of RTC_HIGH and RTC_LOW registers is transferred to RTC data buffer. When the RTC is ready it resets RTC_DBUSY.

RTC_RDBUSY is the data read cycle initialization register. Before reading RTC a valid instruction must be in RTC instruction register (RTC_I_READRTC, RTC_I_RDDIV128). When RTC_RDBUSY is set the RTC first samples the selected RTC register to RTC data buffer. Then the data is read to RTC_HIGH and RTC_LOW registers. When the RTC is ready it resets RTC_RDBUSY.

RTC_EXEC is used to execute the current RTC instruction. Before executing an instruction a valid instruction must be in RTC instruction register (RTC_I_RESET, RTC_I_LOADRTC). For RTC_I_RESET, RTC_I_LOADRTC instructions the RTC_EXEC register must be set for 1 second before the instruction is executed. The user must reset the RTC_EXEC register after this time has elapsed.

RTC instructions are 8-bit codes which are written to RTC_HIGH[15:8] before setting RTC_IBUSY.

RTC Instruction Codes			
Instruction	Hex code	Delay	Description
RTC_I_RESET	EB	1/128 s	Reset control registers
RTC_I_LOADRTC	59	1 s	Initialize time counter register
RTC_I_READRTC	56	1/12 MHz	Read time counter register
RTC_I_RDDIV128	C7	1/12 MHz	Read 7-bit 1/128 s counter phase
RTC_I_ALARM	AC	1/128 s	Set RTC alarm time

11.18 SAR: 12-Bit Successive Approximation Register Analog-to-Digital Converter

VS1010d has a 12-bit ADC with following features:

- Successive Approximation Register conversion (SAR)
- Up to 7 analog input channels
- Up to 0.1Msps conversion speed
- 2 x VREF (Analog reference voltage) as reference
- Continuous or single shot operation modes
- Input range from 0V to AVDD ¹

¹ IOVDD can limit the input amplitude of aux inputs due to protective diodes in IO pads. Therefore the maximum input voltage is min(AVDD, IOVdd+diode voltage)

Before SAR can be used the following analog control registers must be configured.

Analog configuration bits for SAR	
Bit Name	Description
ANA_CF0_HIGH_REF	Select high analog reference voltage
ANA_CF0_REF_ENA	Analog reference enable
ANA_CF1_SAR_ENA	SAR power enable

SAR operation is controlled with configuration register and the 12-bit data is stored in the data register. SAR generates an interrupt as the data register is updated.

SAR Data Register				
Reg	Type	Reset	Abbrev	Description
0xFECD	r	0	SAR_DAT[11:0]	12-bit SAR data register

The measured value is 12-bit unsigned data that equals to voltage

$$V_{measured} = \frac{SAR_DAT}{4095} \times 2 \times VREF.$$

In other words, for $V_{measured} = 2 \times VREF$ the output is max value 4095 (0x0fff).

SAR Control/Configuration Register				
Reg	Type	Reset	Abbrev	Description
0xFED6	r/w	0x003F	SAR_CF[11:0]	SAR control register

SAR_CF Bits		
Name	Bits	Description
SAR_CF_SEL	11:8	SAR input selection
SAR_CF_ENA	7	SAR initialize read cycle
SAR_CF_MODE	6	SAR operation mode
SAR_CF_CK[5:0]	5:0	SAR Clock divider register

SAR_CF_ENA is used to start SAR cycle. When this register is set the SAR measures voltage from a given channel and stores the 12-bit value to SAR_DAT register. SAR_CF_ENA is reset when the result is ready and can be read from data register.

SAR_CF_CK[5:0] is used to select the interface clock speed divider. The SAR clock runs at

$$clk_{SAR} = \frac{XTALI}{32 \times (SAR_CF_CK + 1)}$$

SAR_CF_MODE selects between continuous mode ('1') and run-once ('0') modes.

SAR input channel is selected with SAR_CF_SEL[3:0] register. This register is double buffered against possible conversion time changes. The register is sampled as the SAR is enabled or it is in idle state. In continuous mode the register is sampled at the end of each conversion.

SAR input channel selection					
Decimal	Hex	QFN-68 Pin	LQFP-48 Pin	Max Voltage	Description
14	0xE	48	34	3.6 V ³	aux0
12	0xC	49	35	3.6 V ³	aux1
10	0xA	Internal	Internal	5.25 V	Divided VHIGH/2
8	0x8	Internal / 59 ¹	Internal / 41 ¹	3.6 V ³	RCAP 1.2 or 1.6 V reference voltage
7	0x7	50	nc	3.6 V ³	aux3
6	0x6	Internal / 55 ²	Internal / 37 ²	1.95 V	RTC voltage
5	0x5	51	36	3.6 V ³	aux2
4	0x4	53	nc	3.6 V ³	aux5
2	0x2	52	nc	3.6 V ³	aux4
0	0x0	54	nc	3.6 V ³	aux6

¹ Although connected to a pin, this voltage is normally generated by VS1010d. In a typical case this pin should not be driven externally.

² Maximum allowed external voltage to this pin is RTCVDD (1.95 V). Failing to follow this limitation may break VS1010d's internal digital circuitry.

³ Must not exceed IOVDD + 0.3 V.

Do not use input channels apart from the ones mentioned in the table.

11.19 Mems Mic Interface

VS1010d has a stereo decimation filter for Mems Mic modules. Decimation ratio is 16. The filter decimates 3MHz 1-bit Mems Mic output to 192kHz and 15 bits.

Mems Mic Interface registers				
Reg	Type	Reset	Abbrev	Description
0xFEDA	r/w	0x0000	MEMSMIC_CF[3:0]	Mems Mic control register
0xFEDB	r	0x0000	MEMSMIC_L	Mems Mic left output
0xFEDC	r	0x0000	MEMSMIC_R	Mems Mic right output

MEMSMIC_CF is the control and configuration register. When Mems Mic interface is used also either PERIP_CF_MEMSCK1 or PERIP_CF_MEMSCK0 must be set (see Chapter 11.5.2) These registers enable the 3MHz Mems Mic interface clock pin output.

MEMSMIC_L and MEMSMIC_R are the Mems Mic output registers. The 15-bit decimated data is in MSB bits. Bit 0 is always zero. Data is in signed format.

MEMSMIC_CF Bits		
Name	Bits	Description
MEMSMIC_CF_LEDGE	3	Mems Mic left channel select
MEMSMIC_CF_REDEGE	2	Mems Mic right channel select
MEMSMIC_CF_SELIO	1	Mems Mic interface pin select
MEMSMIC_CF_ENA	0	Mems Mic decimation filter enable

MEMSMIC_CF_LEDGE and MEMSMIC_CF_REDEGE select channel polarities. When bit is reset the 1-bit channel data is sampled at clock fall edge. When bit is set the data is sampled at rising clock edge.

MEMSMIC_CF_SELIO selects the Mems Mic interface pins. When MEMSMIC_CF_SELIO is reset the interface uses pins gpio1(14) and gpio0(1) for clock and data. When register is set pins gpio0(10) and gpio0(9) are used.

MEMSMIC_CF_ENA is active high enable for Mems Mic decimation filter. Resetting this register resets the filter.

11.20 PWM: Pulse Width Modulation Unit

VS1010d has a programmable PWM output.




Figure 26: PWM Unit timing diagram

PWM Registers				
Reg	Type	Reset	Abbrev	Description
0xFED4	r/w	0	PWM_FRAMELEN[7:0]	PWM frame length, 2 - 255 XTALI cycles
0xFED5	r/w	0	PWM_PULSELEN[7:0]	PWM pulse width, 0 - 255 XTALI cycles

PWM_FRAMELEN[7:0] defines the pwm frame length. Values 0 and 1 are not allowed and they place the unit in powerdown (output is zero). With frame values > 1 the pwm output is enabled with rising edge at start of frame and falling edge at PWM_PULSELEN[7:0]. If PWM_PULSELEN is zero the output is always zero. If PWM_PULSELEN > PWM_FRAMELEN the output is always at logic high state.

When PWM_FRAMELEN ≥ 2, the PWM frame frequency can be calculated with the formula $f = \frac{XTALI}{PWM_FRAMELEN}$. Example: If XTALI = 12.288 MHz and PWM_FRAMELEN = 128, then f = 96 kHz.

The PWM unit generates an interrupt request at the start of each frame.

The registers are double buffered. PWM_PULSELEN is read by the hardware each time an interrupt is generated.

In VS1010d power-up, when PWRBRTN pin is high the PWM output generates an oscillation for external powering circuitry. The oscillation requires that there is an external pull-up resistor connected to the PWM pin.

PWM start-up oscillator				
Item	Min	Typical	Max	Description
Pull-up resistor		100 kΩ		Value of external pull-up resistor
Start-up frequency		370 kHz		Start-up oscillation frequency

12 Document Version Changes

This chapter describes the latest and most important changes to this document.

Version 0.41, 2022-10-05

- Corrected example for how to calculate SPI_CC_CLKDIV in Chapter 11.8, *SPI Peripherals*.
- Added timing figure into Chapter 11.20, *PWM: Pulse Width Modulation Unit*.
- To make them easier to find, slightly changed names of several headers under Chapter 11, *VS1010d Peripherals and Registers*.
- Changed register width for SP_LDATA_LSB and SP_RDATA_LSB from 9 to 8 bits in Chapter 11.12.2, *S/PDIF Receiver Registers*.
- Changed description for register TIMER_ENA in Chapter 11.16, *Timer Peripheral*.

Version 0.40, 2022-05-09

- Type of pin GPLATE corrected from PWR to GND in Chapter 5.5, *VS1010d LQFP-48 and QFN-68 Pin Descriptions*.
- Added mention that RTCVDD should never be connected to ground in Chapter 4.2, *Recommended Operation Conditions*.
- Changed example for SPI_CC_CLKDIV to more relevant and added multi-bit pins to Chapter 11.8, *SPI Peripherals*.

Version 0.30, 2020-09-15

- Added example code for volume control in Chapter 11.7.2, *Primary Audio Path Volume Control*.
- Replaced all instances of “ground buffer” with “common buffer”.
- Updated Chapter 9.1.1, *Regulator Section* and Chapter 9.1.3, *Digital Section*.
- Updated Chapter 5.7, *PCB Layout Recommendations*.
- Changed AVDD=3.6 V to 3.3 V and XTALO=12 MHz to 12.288 MHz in Chapter 4.3, *Analog Characteristics of Audio Outputs*. Also changed “full-scale output sinewave” to “-3 dB of full scale output sine wave”.
- Changed PWRBTN minimum startup voltage from 0.9 to 1.2 V in Chapter 4.5, *Analog Characteristics of Regulators*.
- Added usage examples to GPIOx_SET_MASK and GPIOx_CLEAR_MASK in Chapter 11.11, *Interruptable General Purpose IO Ports 0-2*.
- Renamed all instances of VQFN to QFN, including renaming Chapter 5.2, *QFN-68 Package, Current*.
- Combined LQFP-48 and QFN-68 pin descriptions to Chapter 5.5, *VS1010d LQFP-48 and QFN-68 Pin Descriptions*.
- Added mention of XRESET pin limits to Chapter 4.1, *Absolute Maximum Ratings*.
- Updated schematic in Chapter 8, *Example Schematic*.

Version 0.20, 2020-08-19

- Created new Chapter 5.2, *VQFN-68 Package, Current*. This new Chapter presents the current VQFN-68 Package, which has a larger ground plate than before.
- Renamed Chapter 5.3 from *VQFN-68 Package* to *VQFN-68 Package, Obsolete*.
- Updated photos of VS1010d to The Front Page, to Chapter 5.1, *LQFP-48 Package*, to Chapter 5.2, *VQFN-68 Package, Current*, and to Chapter 13, *Contact Information*.
- Corrected pin port from “Function” field of table in Chapter (removed), *VS1010d LQFP-48 Pin Descriptions*.
- UART_DIV_D2 minimum value changed from 6 to 8 in Chapter 11.13.1, *UART Peripheral Registers*.

Version 0.11, 2019-06-24

- Removed references to non-existing RTC memory in Chapter 11.17, *Real Time Clock (RTC)*.
- Clarified description for register SP_RX_BLFRCNT in Chapter 11.12.2, *S/PDIF Receiver Registers*.
- Updated pin types to include information about which pins have a weak pull-down (DIOPD).
- Other minor modifications.

Version 0.10, 2019-03-12

- Renamed LFGA package VQFN. (Multiple Chapters.)
- Updated formulas in Chapter 11.18, *12-Bit Successive Approximation Register Analog-to-Digital Converter (SAR)*.

Version 0.09, 2018-09-28

- Document updated from VS1010c to VS1010d.
- Added mention of virtual instruction RAM to front page.
- Removed disclaimer from Chapter 6.2, *File Formats Supported by Loading Decoders into RAM*, because example code for how to implement the different audio formats now exists.
- Removed unused pin types from Chapter 5, *Package and Pin Descriptions*. Also changed nominal voltage of RTCPWR pin type from 1.8 V to 1.5 V.

Version 0.08, 2018-08-28

- Added Chapter 6, *Supported Decoders and File Formats*.
- Added Chapter 7, *Supported Music File Storage Media*.

13 Contact Information

VLSI Solution Oy
Entrance G, 2nd floor
Hermiankatu 8
FI-33720 Tampere
FINLAND

URL: <http://www.vlsi.fi/>
Phone: +358-50-462-3200
Commercial e-mail: sales@vlsi.fi

For technical support or suggestions regarding this document, please participate at
<http://www.vsdsp-forum.com/>
For confidential technical discussions, contact
support@vlsi.fi

