



MULTI SPIDER (ORG4572) GNSS RECEIVER MODULE

Datasheet

OriginGPS.com



INDEX

1.	SCOPE	5
2.	DISCLAIMER	5
3.	SAFETY INFORMATION	5
4.	ESD SENSITIVITY	5
5.	CONTACT INFORMATION	5
6.	RELATED DOCUMENTATION	5
7.	REVISION HISTORY	6
8.	GLOSSARY	6
9.	ABOUT SPIDER FAMILY	8
10.	ABOUT MULTI SPIDER MODULE	8
11.	ABOUT ORIGINGPS	9
12.	DESCRIPTION	10
12.1.	FEATURES.....	10
12.2.	ARCHITECTURE	11
13.	ELECTRICAL SPECIFICATIONS	13
13.1.	ABSOLUTE MAXIMUM RATINGS	13
13.2.	RECOMMENDED OPERATING CONDITIONS.....	14
14.	PERFORMANCE	15
14.1.	ACQUISITION TIME	15
14.1.1.	HOT START	15
14.1.2.	SIGNAL REACQUISITION	15
14.1.3.	AIDED START	15
14.1.4.	WARM START.....	15
14.1.5.	COLD START	15
14.2.	SENSITIVITY	16
14.2.1.	TRACKING	16
14.2.2.	REACQUISITION	16
14.2.3.	NAVIGATION	16
14.2.4.	HOT START	16
14.2.5.	AIDED START	16
14.2.6.	COLD START	16
14.3.	POWER CONSUMPTION.....	17
14.4.	ACCURACY	18
14.5.	DYNAMIC CONSTRAINS.....	18
15.	POWER MANAGEMENT	19
15.1.	POWER STATES	19
15.1.1.	FULL POWER ACQUISITION	19
15.1.2.	FULL POWER TRACKING.....	19
15.1.3.	CPU ONLY.....	19
15.1.4.	STANDBY.....	19
15.1.5.	HIBERNATE.....	19
15.2.	BASIC POWER SAVING MODE	19
15.3.	SELF MANAGED POWER SAVING MODES	20
15.3.1.	ADAPTIVE TRICKLE POWER (ATP™)	20
15.3.2.	PUSH TO FIX (PTF™)	20
15.3.3.	ADVANCED POWER MANAGEMENT (APM™)	21
15.3.4.	SIRFAWARE® MICRO POWER MODE (MPM™)	21
16.	EXTENDED FEATURES	22
16.1.	ALMANAC BASED POSITIONING (ABP™).....	22
16.2.	ACTIVE JAMMER DETECTOR AND REMOVER.....	22
16.3.	CLIENT GENERATED EXTENDED EPHEMERIS (CGEE™)	22
16.4.	SERVER GENERATED EXTENDED EPHEMERIS (SGEE™)	22
17.	INTERFACE	23
17.1.	PAD ASSIGNMENT.....	23
17.2.	POWER SUPPLY	24
17.2.1.	V _{CC}	24



17.2.2.	GROUND	24
17.3.	RF INPUT	24
17.3.1.	PASSIVE ANTENNA	24
17.3.2.	ACTIVE ANTENNA	24
17.4.	CONTROL INTERFACE	24
17.4.1.	ON_OFF	24
17.4.2.	WAKEUP	25
17.4.3.	RESET	25
17.4.4.	1PPS	25
17.5.	DATA INTERFACE	26
17.5.1.	UART	26
17.5.2.	UART BAUD RATE AND PROTOCOL SELECTION	26
17.5.3.	SPI	26
17.5.4.	I ² C	26
17.6.	SMART SENSORS INTERFACE	27
17.7.	FLASH MEMORY INTERFACE	27
17.7.1.	DATA LOGGER SUPPORT	27
17.7.2.	AIDING DATA STORAGE SUPPORT	27
17.7.3.	PATCH UPDATE SUPPORT	27
18.	TYPICAL APPLICATION CIRCUIT	28
18.1.	PASSIVE ANTENNA	28
18.2.	ACTIVE ANTENNA	28
18.3.	ANTENNA SWITCH	28
19.	RECOMMENDED PCB LAYOUT	29
19.1.	FOOTPRINT	29
19.2.	HOST PCB	30
19.3.	RF TRACE	30
19.4.	PCB STACK-UP	30
19.5.	PCB LAYOUT RESTRICTIONS	30
20.	DESIGN CONSIDERATIONS	31
20.1.	ANTENNA	31
20.1.1.	PASSIVE ANTENNA	31
20.1.2.	ACTIVE ANTENNA	31
20.2.	RF	31
21.	OPERATION	31
21.1.	STARTING THE MODULE	32
21.2.	AUTONOMOUS POWER ON	33
21.3.	VERIFYING THE MODULE HAS STARTED	33
21.3.1.	UART	33
21.3.2.	I ² C	33
21.3.3.	SPI	33
21.4.	CHANGING PROTOCOL AND BAUD RATE ¹	33
21.5.	CHANGING SATELLITE CONSTELLATION ¹	33
21.6.	SHUTTING DOWN THE MODULE	33
22.	FIRMWARE	34
22.1.	FIRMWARE UPDATES	34
23.	HANDLING INFORMATION	35
23.1.	MOISTURE SENSITIVITY	35
23.2.	ASSEMBLY	35
23.3.	SOLDERING	35
23.4.	CLEANING	36
23.5.	REWORK	36
23.6.	ESD SENSITIVITY	36
23.7.	SAFETY INFORMATION	36
23.8.	DISPOSAL INFORMATION	36
24.	MECHANICAL SPECIFICATIONS	37
25.	COMPLIANCE	37
26.	PACKAGING AND DELIVERY	38



26.1.	APPEARANCE	38
26.2.	CARRIER TAPE	39
26.3.	REEL	39
27.	ORDERING INFORMATION	40

TABLE INDEX

TABLE 1 – RELATED DOCUMENTATION	5
TABLE 2 – REVISION HISTORY	6
TABLE 3 – ABSOLUTE MAXIMUM RATINGS	13
TABLE 4 – RECOMMENDED OPERATING CONDITIONS	14
TABLE 5 – ACQUISITION TIME	15
TABLE 6 – SENSITIVITY	16
TABLE 7 – POWER CONSUMPTION	17
TABLE 8 – ACCURACY	18
TABLE 9 – DYNAMIC CONSTRAINS	18
TABLE 10 – PIN-OUT	23
TABLE 11 – HOST INTERFACE SELECT	26
TABLE 12 – UART BAUD RATE AND PROTOCOL SELECT	26
TABLE 13 – START-UP TIMING	32
TABLE 14 – DEFAULT FIRMWARE SETTINGS	34
TABLE 15 – SOLDERING PROFILE PARAMETERS	36
TABLE 16 – MECHANICAL SUMMARY	37
TABLE 17 – REEL QUANTITY	38
TABLE 18 – CARRIER TAPE DIMENSIONS	39
TABLE 19 – REEL DIMENSIONS	39
TABLE 20 – ORDERING OPTIONS	40
TABLE 21 – ORDERABLE DEVICES	40

FIGURE INDEX

FIGURE 1 – ORG4572 STANDARD ARCHITECTURE	11
FIGURE 2 – SiRFstarV™ 5e GNSS SoC BLOCK DIAGRAM	12
FIGURE 3 – ATP™ TIMING	20
FIGURE 4 – PTF™ TIMING	20
FIGURE 5 – APM™ TIMING	21
FIGURE 6 – MPM™ TIMING	21
FIGURE 7 – ACTIVE JAMMER DETECTOR FREQUENCY PLOT	22
FIGURE 8 – PAD ASSIGNMENT	23
FIGURE 9 – ON_OFF TIMING	25
FIGURE 10 – SMART SENSORS INTERFACE	27
FIGURE 11 – PASSIVE ANTENNA REFERENCE SCHEMATICS	28
FIGURE 12 – ACTIVE ANTENNA REFERENCE SCHEMATICS	28
FIGURE 13 – FOOTPRINT	29
FIGURE 14 – MODULE HOSTED ON FOOTPRINT	29
FIGURE 15 – HOST PCB	30
FIGURE 16 – TYPICAL MICROSTRIP PCB TRACE ON FR-4 SUBSTRATE	30
FIGURE 17 – TYPICAL PCB STACK-UP	30
FIGURE 18 – ON_OFF TIMING	32
FIGURE 19 – START-UP TIMING	32
FIGURE 20 – RECOMMENDED SOLDERING PROFILE	35
FIGURE 21 – MECHANICAL DRAWING	37
FIGURE 22 – MODULE POSITION	38
FIGURE 23 – CARRIER TAPE	39
FIGURE 24 – REEL	39



1. SCOPE

This document describes the features and specifications of Multi Spider ORG4572 GNSS receiver module.

2. DISCLAIMER

All trademarks are properties of their respective owners.

Performance characteristics listed in this document do not constitute a warranty or guarantee of product performance. OriginGPS assumes no liability or responsibility for any claims or damages arising out of the use of this document, or from the use of integrated circuits based on this document.

OriginGPS assumes no liability or responsibility for unintentional inaccuracies or omissions in this document. OriginGPS reserves the right to make changes in its products, specifications and other information at any time without notice.

OriginGPS reserves the right to conduct, from time to time, and at its sole discretion, firmware upgrades. As long as those FW improvements have no material change on end customers, PCN may not be issued. OriginGPS navigation products are not recommended to use in life saving or life sustaining applications.

3. SAFETY INFORMATION

Improper handling and use can cause permanent damage to the product.

4. ESD SENSITIVITY

This product is ESD sensitive device and must be handled with care.



5. CONTACT INFORMATION

Support - support@origingps.com or [Online Form](#)

Marketing and sales - marketing@origingps.com

Web – www.origingps.com

6. RELATED DOCUMENTATION

No	DOCUMENT NAME
1	Multi Spider – ORG4572 Evaluation Kit Datasheet
2	Spider and Hornet - NMEA Protocol Reference Manual
3	Spider and Hornet - OSP® Reference Manual
4	Spider and Hornet - OSP® GNSS Extensions Reference Manual
5	Spider and Hornet - Low Power Modes Application Note
6	Spider and Hornet - Client Generated Extended Ephemeris Application Note
7	Spider and Hornet - Server Generated Extended Ephemeris Application Note
8	Spider and Hornet - Ephemeris Push Application Note

TABLE 1 – RELATED DOCUMENTATION



7. REVISION HISTORY

REVISION	DATE	CHANGE DESCRIPTION
A00	November 23, 2013	First release
2.0	November 23, 2014	CO1 ordering option (Single-stage LNA variant) release GPIO1, GPIO2 have built-in pull-up resistors of 2.2kΩ Editorial updates
3.0	January 20, 2015	Delisting CO1 option

TABLE 2 – REVISION HISTORY

8. GLOSSARY

A-GPS Assisted **GPS**
ABP™ Almanac Based Position
AC Alternating Current
ADC Analog to Digital Converter
AGC Automatic Gain Control
APM™ Adaptive Power Management
ATP™ Adaptive Trickle Power
BBRAM Battery Backed-up **RAM**
BE Broadcast Ephemeris
BPF Band Pass Filter
C/N₀ Carrier to Noise density ratio [dB-Hz]
CDM Charged Device Model
CE European Community conformity mark
CEP Circular Error Probability
CGEE™ Client Generated Extended Ephemeris
CMOS Complementary Metal-Oxide Semiconductor
CPU Central Processing Unit
CTS Clear-To-Send
CW Continuous Wave
DC Direct Current
DOP Dilution Of Precision
DR Dead Reckoning
DSP Digital Signal Processor
ECEF Earth Centred Earth Fixed
ECHA European Chemical Agency
EE Extended Ephemeris
EGNOS European Geostationary Navigation Overlay Service
EIA Electronic Industries Alliance
EMC Electro-Magnetic Compatibility
EMI Electro-Magnetic Interference
ENIG Electroless Nickel Immersion Gold
ESD Electro-Static Discharge
ESR Equivalent Series Resistance
EU European Union
EVB Evaluation Board
EVK Evaluation Kit
FCC Federal Communications Commission
FSM Finite State Machine



GAGAN GPS Aided Geo-Augmented Navigation
GLONASS GLOBAL NAVIGATION Satellite System
GNSS Global Navigation Satellite System
GPIO General Purpose Input or Output
GPS Global Positioning System
HBM Human Body Model
HDOP Horizontal Dilution Of Precision
I²C Inter-Integrated Circuit
I/O Input or Output
IC Integrated Circuit
ICD Interface Control Document
IF Intermediate Frequency
ISO International Organization for Standardization
JEDEC Joint Electron Device Engineering Council
KA Keep Alive
KF Kalman Filter
LDO Low Dropout regulator
LGA Land Grid Array
LNA Low Noise Amplifier
LP Low Power
LS Least Squares
LSB Least Significant Bit
MID Message Identifier
MPM™ Micro Power Mode
MSAS Multi-functional Satellite Augmentation System
MSB Most Significant Bit
MSL Moisture Sensitivity Level
NFZ™ Noise-Free Zones System
NMEA National Marine Electronics Association
NVM Non-Volatile Memory
OSP® One Socket Protocol
PCB Printed Circuit Board
PLL Phase Lock Loop
PMU Power Management Unit
POR Power-On Reset
PPS Pulse Per Second
PRN Pseudo-Random Noise
PSRR Power Supply Rejection Ratio
PTF™ Push-To-Fix
QZSS Quasi-Zenith Satellite System
RAM Random Access Memory
REACH Registration, Evaluation, Authorisation and Restriction of Chemical substances
RF Radio Frequency
RHCP Right-Hand Circular Polarized
RMS Root Mean Square
RoHS Restriction of Hazardous Substances directive
ROM Read-Only Memory
RTC Real-Time Clock
RTS Ready-To-Send
SAW Surface Acoustic Wave
SBAS Satellite-Based Augmentation Systems
SGEE™ Server Generated Extended Ephemeris
SID Sub-Identifier

SIP System In Package
SMD Surface Mounted Device
SMPS Switched Mode Power Supply
SMT Surface-Mount Technology
SOC System On Chip
SPI Serial Peripheral Interface
SSB[®] SiRF Standard Binary
SV Satellite Vehicle
TCXO Temperature-Compensated Crystal Oscillator
TTF Time To First Fix
TTL Transistor-Transistor Logic
UART Universal Asynchronous Receiver/Transmitter
VCCI Voluntary Control Council for Interference by information technology equipment
VEP Vertical Error Probability
VGA Variable-Gain Amplifier
WAAS Wide Area Augmentation System

9. ABOUT SPIDER FAMILY

OriginGPS GNSS receiver modules have been designed to address markets where size, weight, stand-alone operation, highest level of integration, power consumption and design flexibility - all are very important. OriginGPS' Spider family breaks size barrier, offering the industry's smallest fully-integrated, highly-sensitive GPS / GNSS modules.

Spider family features OriginGPS' proprietary NFZ[™] technology for high sensitivity and noise immunity even under marginal signal condition, commonly found in urban canyons, under dense foliage or when the receiver's position in space rapidly changes.

Spider family enables the shortest TTM (Time-To-Market) with minimal design risks.

Just connect an antenna and power supply on a 2-layer PCB.

10. ABOUT MULTI SPIDER MODULE

Multi Spider ORG4572 module is a complete SiP featuring miniature LGA SMT footprint designed to commit unique integration features for high volume cost sensitive applications.

Designed to support ultra-compact applications such as smart watches, wearable devices, trackers and digital cameras, ORG4572 module is a miniature multi-channel GPS/ GLONASS with SBAS, QZSS and other regional overlay systems receiver that continuously tracks all satellites in view, providing real-time positioning data in industry's standard NMEA format.

ORG4572 module offers superior sensitivity and outstanding performance, achieving rapid TTF in less than one second, accuracy of approximately one meter, and tracking sensitivity of -165dBm.

Sized only 7mm x 7mm the ORG4572 GNSS module is pin and footprint compatible with OriginGPS' popular ORG4472 GPS module.

Multi Spider ORG4572 module integrates LNA, SAW filter, TCXO, RTC crystal and RF shield with market-leading SiRFstarV[™] GNSS SoC.

Multi Spider ORG4572 module is capable to decode extremely weak satellite signals simultaneously from GPS and GLONASS thereby offering best-in-class positioning availability, unparalleled accuracy and extremely fast fixes under challenging signal conditions, such as in built-up urban areas, dense foliage or even indoor.

Internal GNSS SoC incorporating high-performance microprocessor and sophisticated GNSS firmware keeps positioning payload off the host allowing integration in embedded solutions even with low computing resources.

Innovative architecture can detect changes in context, temperature, and satellite signals to achieve a state of near continuous availability by maintaining and opportunistically updating its internal fine time, frequency, and ephemeris data while consuming mere microwatts of battery power.



11. ABOUT ORIGINGPS

OriginGPS is a world leading designer, manufacturer and supplier of miniature positioning modules, antenna modules and antenna solutions.

OriginGPS modules introduce unparalleled sensitivity and noise immunity by incorporating Noise Free Zone system (NFZ™) proprietary technology for faster position fix and navigation stability even under challenging satellite signal conditions.

Founded in 2006, OriginGPS is specializing in development of unique technologies that miniaturize RF modules, thereby addressing the market need for smaller wireless solutions.

12. DESCRIPTION

12.1. FEATURES

- + Autonomous operation
- + Pin compatible with ORG4472 GPS module
- + OriginGPS Noise Free Zone System (NFZ™) technology
- + Fully integrating:
Dual-stage GNSS LNAs, GNSS SAW Filter, TCXO, RTC Crystal, RF Shield, GNSS SoC, PMU
- + Active or Passive antenna support
- + GPS L1 1575.42 frequency, C/A code
- + GLONASS L1 FDMA 1598-1606MHz frequency band, SP signal
- + SBAS (WAAS, EGNOS, MSAS) and QZSS support
- + Concurrent tracking of multiple constellations
- + 52 channels
- + Ultra-high Sensitivity down to -165dBm enabling Indoor Tracking
- + TTFF of < 1s in 50% of trials under Hot Start conditions
- + Low Power Consumption of < 15mW in ATP™ mode
- + High Accuracy of < 1.5m in 50% of trials
- + High update rate of 5Hz, 1Hz by default
- + Autonomous A-GNSS by Client Generated Extended Ephemeris (CGEE™) for non-networked devices
- + Predictive A-GNSS by Server Generated Extended Ephemeris (SGEE™) for connected devices
- + Ephemeris Push™ for storing and loading broadcast ephemeris
- + Host controlled power saving mode
- + Self-managed low power modes - ATP™, PTF™, APM™ and SiRFAware™ MPM
- + Almanac Based Positioning (ABP™)
- + Multipath and cross-correlation mitigation
- + Active Jammer Detector and Remover
- + Smart Data Logging to external memory
- + Fast Time Synchronization for rapid single satellite time solution
- + ARM7® microprocessor system
- + Selectable UART, SPI or I²C host interface
- + NMEA protocol by default, switchable into One Socket Protocol (OSP®)
- + Programmable baud rate and messages rate
- + 1PPS output
- + Smart sensors auxiliary I²C interface
- + Flash memory auxiliary SPI interface
- + Antenna input matched 50Ω
- + Single voltage supply
- + Miniature LGA footprint of 7mm x 7mm
- + Ultra-low height of
- + Ultra-low weight of
- + Surface Mount Device (SMD)
- + Optimized for automatic assembly and reflow equipment
- + Operating from -40°C to +85°C
- + FCC, CE, VCCI certified
- + RoHS II/REACH compliant

12.2. ARCHITECTURE




FIGURE 1 – ORG4572 STANDARD ARCHITECTURE

+ GNSS SAW Filter

Band-Pass SAW filter eliminates out-of-band signals that may interfere to GNSS reception. GNSS SAW filter is optimized for low insertion-loss in GNSS band and low return-loss outside it.

+ GNSS LNA

The integrated LNAs amplifies the GNSS signal to meet RF down converter input threshold. Noise Figure optimized design was implemented to provide maximum sensitivity.

+ TCXO

Highly stable 26 MHz oscillator controls the down conversion process in RF block of the GNSS SoC. Characteristics of this component are important factors for higher sensitivity, shorter TTFF and better navigation stability.

+ RTC crystal

Tuning fork quartz crystal with very tight specifications is necessary for maintaining Hot Start and Warm Start capabilities of the module.

+ RF Shield

RF enclosure avoids external interference from compromising sensitive circuitry inside the module. RF shield also blocks module's internal high frequency emissions from being radiated.

+ SiRFstarV™ 5e GNSS SoC

CSR 5e is a 5-th generation SiRFstar™ product.

It is a hybrid positioning processor that combines GPS, GLONASS, SBAS and MEMS sensor data to provide a high performance navigation solution.

SiRFstarV™ 5e is a full SoC built on a low-power RF CMOS single-die, incorporating GNSS RF, GNSS baseband, integrated navigation solution software and ARM® processor.



FIGURE 2 – SiRFstarV™ 5e GNSS SoC BLOCK DIAGRAM

SiRFstarV™ 5e SoC includes the following units:

- + GNSS radio subsystem containing single input dual receive paths for concurrent GPS and GLONASS, harmonic-reject double balanced mixer, fractional-N synthesizer, integrated self-calibrating filters, IF VGA with AGC, high-sample rate ADCs with adaptive dynamic range.
- + Measurement subsystem including DSP core for GNSS signals acquisition and tracking, interference scanner and detector, wideband and narrowband interference removers, multipath and cross-correlation detectors, dedicated DSP code ROM and DSP cache RAM.
- + Measurement subsystem interfaces GNSS radio subsystem.
- + Navigation subsystem comprising ARM7® microprocessor system for position, velocity and time solution, program ROM, data RAM, cache and patch RAM, MEMS sensor driver, SPI flash driver, host interface UART, SPI and I²C drivers.
- + Navigation subsystem interfaces measurement subsystem.
- + Auxiliary subsystem containing RTC block and health monitor, temperature sensor for reference clock compensation, battery-backed SRAM for satellite data storage, voltage supervisor with POR, PLL controller, GPIO controller, 48-bit RTC timer and alarms, CPU watchdog monitor.
- + Auxiliary subsystem interfaces navigation subsystem, PLL and PMU subsystems.
- + PMU subsystem containing voltage regulators for RF and baseband domains.



13. ELECTRICAL SPECIFICATIONS

13.1. ABSOLUTE MAXIMUM RATINGS

Stresses exceeding Absolute Maximum Ratings may damage the device.

PARAMETER		SYMBOL	MIN	MAX	UNIT	
Power Supply Voltage		V_{CC}	-0.30	+2.20	V	
Power Supply Current ¹		I_{CC}		150	mA	
RF Input Voltage		V_{RF}	-25	+25	V	
I/O Voltage		V_{IO}	-0.30	+3.65	V	
I/O Source/Sink Current		I_{IO}	-4	+4	mA	
ESD Rating	I/O pads	HBM ² method	$V_{IO(ESD)}$	-2000	+2000	V
		CDM ³ method		-400	+400	V
	RF input pad	HBM ² method	$V_{RF(ESD)}$	-2000	+2000	V
RF Input Power	$f_{IN} = 1560\text{MHz} \div 1630\text{MHz}$		P_{RF}		0	dBm
	$f_{IN} < 1560\text{MHz}, > 1630\text{MHz}$				0	dBm
Power Dissipation		P_D		350	mW	
Operating Temperature		T_{AMB}	-45	+90	°C	
Storage Temperature		T_{ST}	-55	+150	°C	
Lead Temperature ⁴		T_{LEAD}		+260	°C	

TABLE 3 – ABSOLUTE MAXIMUM RATINGS

Notes:

1. Inrush current of up to 150mA for about 20 μ s duration.
2. Human Body Model (HBM) contact discharge per EIA/JEDEC JESD22-A114D.
3. Charged Device Model (CDM) contact discharge per JEDEC EIA/JESD22-C101.
4. Lead temperature at 1mm from case for 10s duration.

13.2. RECOMMENDED OPERATING CONDITIONS

Exposure to stresses above the Recommended Operating Conditions may affect device reliability.

PARAMETER	SYMBOL	MODE / PAD	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power supply voltage	V _{CC}	V _{CC}		+1.71	+1.80	+1.89	V
Power Supply Current ¹	I _{CC}	Acquisition	GPS		45		mA
			GPS+GLONASS		55		mA
		Tracking	GPS		40		mA
			GPS+GLONASS		50		mA
		ATP™ Tracking ²		8		mA	
		CPU only ³		15		mA	
		Standby ³				0.1	mA
		PTF™ ⁴		0.45		mA	
		MPM™ ⁵		0.5		mA	
Hibernate		50	54	μA			
Input Voltage Low State	V _{IL}	GPIO		-0.30		+0.40	V
Input Voltage High State	V _{IH}			0.70·V _{CC}		+3.60	V
Output Voltage Low State	V _{OL}		I _{OL} = 2mA			+0.40	V
Output Voltage High State	V _{OH}		I _{OH} = -2mA	0.75·V _{CC}			V
Input Capacitance	C _{IN}				5		pF
Internal Pull-up Resistors	R _{PU}			0.11	1.00	2.75	MΩ
			GPIO1, GPIO2			2.2	kΩ
Internal Pull-down Resistor	R _{PD}			0.11	1.00	2.80	MΩ
Input Leakage Current	I _{IN(leak)}		V _{IN} = 1.8V or 0V	-10		+10	μA
Output Leakage Current	I _{OUT(leak)}		V _{OUT} = 1.8V or 0V	-10		+10	μA
Input Impedance	Z _{IN}	RF Input	f _{IN} = 1575.5MHz		50		Ω
Input Return Loss	R _{LIN}			-7			dB
Input Power Range	P _{IN}		GPS or GLONASS	-165		-110	dBm
Input Frequency Range	f _{IN}			1560		1620	MHz
Operating Temperature	T _{AMB}			-40	+25	+85	°C
Storage Temperature	T _{ST}			-55	+25	+125	°C
Relative Humidity ⁷	R _H		T _{AMB}	5		95	%

TABLE 4 – RECOMMENDED OPERATING CONDITIONS

Notes:

1. Typical values under conducted signal conditions of -130dBm and ambient temperature of +25°C.
2. ATP™ mode 200:1 (200ms on-time, 1s period), R01 standard ordering option, GPS-only tracking.
3. Transitional states of ATP™ power saving mode.
4. PTF™ mode 30:30 (30s max. on-time – 18s typical, 30m period), R01 standard ordering option, GPS-only tracking.
5. Average current during MPM™ with valid satellite ephemeris data.
6. Longer TTF is expected while operating below -30°C to -40°C.
7. Relative Humidity is within Operating Temperature range.



14. PERFORMANCE

14.1. ACQUISITION TIME

TTF (Time To First Fix) – is the period of time from the module’s power-up till position estimation.

14.1.1. HOT START

Hot Start results either from a software reset after a period of continuous navigation or a return from a short idle period that was preceded by a period of continuous navigation.

During Hot Start all critical data (position, velocity, time, and satellite ephemeris) is valid to the specified accuracy and available in RAM.

14.1.2. SIGNAL REACQUISITION

Reacquisition follows temporary blocking of GNSS signals.

Typical reacquisition scenario includes driving through tunnel.

14.1.3. AIDED START

Aided Start is a method of effectively reducing TTF by providing valid satellite ephemeris data.

Aiding can be implemented using Ephemeris Push™, CGEE™ or SGEE™.

14.1.4. WARM START

Warm Start typically results from user-supplied position and time initialization data or continuous RTC operation with an accurate last known position available in RAM.

In this state position and time data are present and valid, but satellite ephemeris data validity has expired.

14.1.5. COLD START

Cold Start occurs when satellite ephemeris data, position and time data are unknown.

Typical Cold Start scenario includes first power application.

OPERATION ¹	MODE	VALUE	UNIT
Hot Start		< 1	s
Aided Start		< 10	s
Warm Start	GPS + GLONASS	< 26	s
	GPS	< 32	s
Cold Start	GPS + GLONASS	< 27	s
	GPS	< 35	s
Signal Reacquisition		< 1	s

TABLE 5 – ACQUISITION TIME

Notes:

1. EVK is 24-hrs. static under signal conditions of -130dBm and ambient temperature of +25°C.
2. Outage duration ≤ 30s.



14.2. SENSITIVITY

14.2.1. TRACKING

Tracking is an ability of receiver to maintain valid satellite ephemeris data.

During tracking receiver may stop output valid position solutions.

Tracking sensitivity defined as minimum GPS signal power required for tracking.

14.2.2. REACQUISITION

Reacquisition follows temporary blocking of GPS signals.

Reacquisition sensitivity defined as minimum GPS signal power required for reacquisition.

14.2.3. NAVIGATION

During navigation receiver consequently outputs valid position solutions.

Navigation sensitivity defined as minimum GPS signal power required for reliable navigation.

14.2.4. HOT START

Hot Start sensitivity defined as minimum GPS signal power required for valid position solution under Hot Start conditions.

14.2.5. AIDED START

Aided Start sensitivity defined as minimum GPS signal power required for valid position solution following aiding process.

14.2.6. COLD START

Cold Start sensitivity defined as minimum GPS signal power required for valid position solution under Cold Start conditions, sometimes referred as ephemeris decode threshold.

OPERATION ¹	MODE	VALUE	UNIT
Tracking	GPS	-167	dBm
	GLONASS	-165	dBm
Navigation	GPS	-164	dBm
	GLONASS	-164	dBm
Reacquisition ⁴		-162	dBm
Hot Start ⁴		-160	dBm
Aided Start ⁵		-156	dBm
Cold Start	GPS	-148	dBm

TABLE 6 – SENSITIVITY

Notes:

1. EVK is static, ambient temperature is +25°C, RF signals are conducted.
2. R01 - Dual-stage LNA standard ordering option.
3. Outage duration ≤ 30s.
4. Hibernate state duration ≤ 5m.
5. Aiding using Broadcast Ephemeris (Ephemeris Push™) or Extended Ephemeris (CGEE™ or SGEE™).



14.3. POWER CONSUMPTION

OPERATION ¹	MODE	VALUE	UNIT
Acquisition	GPS	81	mW
	GPS + GLONASS	99	mW
Tracking	GPS	72	mW
	GPS + GLONASS	90	mW
Low Power Tracking	ATP™ Tracking ³	14	mW
	PTF™ ⁴	0.81	mW
	5m Hibernate: 10s tracking ⁶	4	mW
Hibernate		90	μW

TABLE 7 – POWER CONSUMPTION

Notes:

1. Typical values under conducted signal conditions of -130dBm and ambient temperature of +25°C.
2. R01 - Dual-stage LNA standard ordering option.
3. ATP™ mode 200:1 (200ms on-time, 1s period), R01 standard ordering option, GPS-only tracking.
4. PTF™ mode 30:30 (30s max. on-time – 18s typical, 30m period), R01 standard ordering option, GPS-only tracking.



14.4. ACCURACY

PARAMETER		FORMAT	MODE	VALUE	UNIT
Position ¹	Horizontal	CEP (50%)	GPS + GLONASS	< 1.5	m
			GPS + SBAS	< 2.0	m
			GPS	< 2.5	m
		2dRMS (95%)	GPS + GLONASS	< 3.0	m
			GPS + SBAS	< 4.0	m
			GPS	< 5.0	m
	Vertical	VEP (50%)	GPS + GLONASS	< 2.5	m
			GPS + SBAS	< 3.5	m
			GPS	< 4.0	m
		2dRMS (95%)	GPS + GLONASS	< 5.0	m
			GPS + SBAS	< 6.5	m
			GPS	< 7.5	m
Velocity ²	over ground	50% of samples		< 0.01	m/s
Heading	to north	50% of samples		< 0.01	°
Time ¹		RMS jitter	1 PPS	≤ 30	ns

TABLE 8 – ACCURACY

Notes:

1. Module is static under signal conditions of -130dBm, ambient temperature is +25°C.
2. EVK is 24-hrs. static, ambient temperature is +25°C.
3. Speed over ground ≤ 30m/s.

14.5. DYNAMIC CONSTRAINS

PARAMETER	Metric	Imperial
Velocity and Altitude ¹	515m/s and 18,288m	1,000knots and 60,000ft
Velocity	600m/s	1,166knots
Altitude	-500m to 24,000m	-1,640ft to 78,734ft
Acceleration	4g	
Jerk	5m/s ³	

TABLE 9 – DYNAMIC CONSTRAINS

Note:

1. Standard dynamic constrains according to regulatory limitations.



15. POWER MANAGEMENT

15.1. POWER STATES

15.1.1. FULL POWER ACQUISITION

ORG4572 module stays in Full Power Acquisition state until a reliable position solution is made. Switching to GPS-only mode turns off GLONASS RF block lowering power consumption.

15.1.2. FULL POWER TRACKING

Full Power Tracking state is entered after a reliable position solution is achieved.

During this state the processing is less intense compared to Full Power Acquisition, therefore power consumption is lower.

Full Power Tracking state with navigation update rate at 5Hz consumes more power compared to default 1Hz navigation.

15.1.3. CPU ONLY

CPU Only is the transitional state of ATP™ power saving mode when the RF and DSP sections are partially powered off. This state is entered when the satellites measurements have been acquired, but navigation solution still needs to be computed.

15.1.4. STANDBY

Standby is the transitional state of ATP™ power saving mode when RF and DSP sections are completely powered off and baseband clock is stopped.

15.1.5. HIBERNATE

ORG4572 module boots into Hibernate state after power supply applied.

During this state RF, DSP and baseband sections are completely powered off leaving only RTC and Battery-Backed RAM running.

ORG4572 will perform Hot Start if stayed in Hibernate state less than 4 hours from last valid position solution.

15.2. BASIC POWER SAVING MODE

Basic power saving mode is elaborating host in straightforward way for controlling transfers between Full Power and Hibernate states.

Current profile of this mode has no hidden cycles of satellite data refresh.

Host may condition transfers by tracking duration, accuracy, satellites in-view or other parameters.

15.3. SELF MANAGED POWER SAVING MODES

Multi Spider module has several self-managed power saving modes tailored for different use cases. These modes provide several levels of power saving with degradation level of position accuracy. Initial operation in Full Power state is a prerequisite for accumulation of satellite data determining location, fine time and calibration of reference clocks.

15.3.1. ADAPTIVE TRICKLE POWER (ATP™)

ATP™ is best suited for applications that require navigation solutions at a fixed rate as well as low power consumption and an ability to track weak signals.

This power saving mode provides the most accurate position among self-managed modes. In this mode module is intelligently cycled between Full Power state, CPU Only state consuming 15mA and Standby state consuming $\leq 0.1\text{mA}$, therefore optimizing current profile for low power operation.

ATP™ period that equals navigation solution update can be 1 second to 10 seconds. On-time including Full Power Tracking and CPU Only states can be 200ms to 900ms.




FIGURE 3 – ATP™ TIMING

15.3.2. PUSH TO FIX (PTF™)

PTF™ is best suited for applications that require infrequent navigation solutions.

In this mode ORG4572 module is mostly in Hibernate state, drawing $\leq 54\mu\text{A}$ of current, waking up for satellite data refresh in fixed periods of time.

PTF™ period can be anywhere between 10 seconds and 2 hours.

Host can initiate an instant position report by toggle the ON_OFF pad to wake up the module. During fix trial module will stay in Full Power state until good position solution is estimated or pre-configured timeout for it has expired.




FIGURE 4 – PTF™ TIMING

15.3.3. ADVANCED POWER MANAGEMENT (APM™)

APM™ allows power savings while ensuring that the Quality of the Solution (QoS) is maintained when signals level drop.

In APM™ mode the module is intelligently cycled between Full Power and Hibernate states. In addition to setting the position report interval, a QoS specification is available that sets allowable error estimates and selects priorities between position report interval and more power saving.

User may select between Duty Cycle Priority for more power saving and Time Between Fixes (TBF) priority with defined or undefined maximum horizontal error.

TBF range is from 10s to 180s between fixes, Power Duty Cycle range is between 5% to 100%. Maximum position error is configurable between 1 to 160m.

The number of APM™ fixes is configurable up to 255 or set to continuous.




FIGURE 5 – APM™ TIMING

15.3.4. SiRFWARE® MICRO POWER MODE (MPM™)

While in SiRFWare® MPM™ ORG4572 determines how much signal processing to do and how often to do it, so that the module is always able to do Hot start (TTFF < 2 s) on demand.

Module will wake up (typically twice an hour) for 18-24s to collect new satellite ephemeris data. Ephemeris Data Collection operation consumes power equal to Full Power Tracking state.

Additionally, ORG4572 will wake up once every 1 to 10 minutes for 250ms to update internal navigation state and clocks calibration. Update operation consumes about 0.2mA, rest of time module stays in Hibernate state, drawing ≤ 54µA of current.

Host toggles ON_OFF to wake-up module and initiates fix trial.

After valid fix is available, host can turn ORG4572 back into MPM™ by re-sending the command.

Average current consumption over long period during MPM™ is about 0.5mA.




FIGURE 6 – MPM™ TIMING

Notes:

1. GPS signal level drops (e.g. user walks indoor).
2. Lower signal results in longer ON time. To maintain Duty Cycle Priority, OFF time is increased.
3. Lower signal means missed fix. To maintain future TBFs module goes Full Power state until signal levels improve.

16. EXTENDED FEATURES

16.1. ALMANAC BASED POSITIONING (ABP™)

With ABP™ mode enabled, the user can get shorter Cold Start TTFF as tradeoff with position accuracy. When no sufficient ephemeris data is available to calculate an accurate solution, a coarse solution will be provided where the position is calculated based on one or more of the GPS satellites, having their states derived from the almanac data.

Data source for ABP™ may be either stored factory almanac, broadcasted or pushed almanac.

16.2. ACTIVE JAMMER DETECTOR AND REMOVER

Jamming Detector is embedded DSP software block that detects interference signals in GPS L1 and GLONASS L1 band.

Jamming Remover is additional DPS software block that sort-out Jamming Detector output mitigating up to 8 interference signals of Continuous Wave (CW) type up to 80dB-Hz each.




FIGURE 7 – ACTIVE JAMMER DETECTOR FREQUENCY PLOT

16.3. CLIENT GENERATED EXTENDED EPHEMERIS (CGEE™)

CGEE™ feature allows shorter TTFFs by providing predicted (synthetic) ephemeris files created within a non-networked host system from previously received satellite ephemeris data.

The prediction process requires good receipt of broadcast ephemeris data for all satellites.

EE files created this way are good for up to 3 days and then expire.

CGEE™ feature requires avoidance of power supply removal.

CGEE™ data files are stored and managed by host.

16.4. SERVER GENERATED EXTENDED EPHEMERIS (SGEE™)

SGEE™ enables shorter TTFFs by fetching Extended Ephemeris (EE) file downloaded from web server.

Host is initiating periodic network sessions of EE file downloads, storage and provision to module.

There is one-time charge for set-up, access to OriginGPS EE distribution server and end-end testing for re-distribution purposes, or there is a per-unit charge for each module within direct SGEE™ deployment.

GPS EE files are provided with look-ahead of 1, 3, 7, 14 or 31 days.

GLONASS EE files are provided with look-ahead of 1, 3, 7 or 14 days.



17. INTERFACE

17.1. PAD ASSIGNMENT

PAD	NAME	FUNCTION			DIRECTION
1	GND	RF Ground			Power
2	RF_IN	Antenna Signal Input			Analog Input
3	GND	RF Ground			Power
4	WAKEUP	Power Status			Output
5	RESET	Asynchronous Reset			Input
6	CTS	Interface Select 1	UART Clear To Send	SPI Clock	Bi-directional
7	RTS	Interface Select 2	UART Ready To Send	SPI Chip Select	Bi-directional
8	RX	UART Receive	SPI Data In	I ² C Data	Bi-directional
9	ON_OFF	Power State Control			Input
10	1PPS	UTC Time Mark			Output
11	TX	UART Transmit	SPI Data Out	I ² C Clock	Bi-directional
12	V _{CC}	System Power			Power
13	NC	Not Connected			
14	GND	System Ground			Power
15	GPIO1	Baud Rate Select 1	Aux I ² C Data	Aux SPI Data In	Bi-directional
16	GPIO2	Baud Rate Select 2	Aux I ² C Clock	Aux SPI Clock	Bi-directional
17	NC	Not Connected			
18	NC	Not Connected			
19	GPIO3	Aux SPI Chip Select			Output
20	GPIO4	Aux SPI Data Out			Output

TABLE 10 – PIN-OUT

BOTTOM VIEW




FIGURE 8 – PAD ASSIGNMENT

17.2. POWER SUPPLY

It is recommended to keep the power supply on all the time in order to maintain RTC block active and keep satellite data in RAM for fastest possible TTFF.

When V_{CC} is removed settings are reset to factory default and the receiver performs Cold Start on next power up.

17.2.1. V_{CC}

V_{CC} is $1.8V \pm 5\%$ DC and must be provided from regulated power supply.

Inrush current is up to 150mA for about 20 μ s duration, V_{CC} can be dropped down to 1.66V.

Typical I_{CC} during acquisition is 55mA on R01 standard ordering option.

Lower acquisition current is possible disabling GLONASS radio path by software command.

During tracking the processing is less intense compared to acquisition, therefore power consumption is lower.

Maximum I_{CC} current in Hibernate state is 54 μ A, while all I/O lines externally held in Hi-Z state.

Output capacitors are critical when powering ORG4572 from switch-mode power supply.

Filtering is important to manage high alternating current flows on the power input connection.

An additional LC filter on ORG4572 power input may be needed to reduce system noise.

The high rate of ORG4572 input current change requires low ESR bypass capacitors.

Additional higher ESR output capacitors can provide input stability damping.

The ESR and size of the output capacitors directly define the output ripple voltage with a given inductor size. Large low ESR output capacitors are beneficial for low noise.

Voltage ripple below 50mV_{pp} allowed for frequencies between 100KHz to 1MHz.

Voltage ripple below 15mV_{pp} allowed for frequencies above 1MHz.

Higher voltage ripple may compromise ORG4572 performance.

17.2.2. GROUND

Ground pads must be connected to host PCB Ground with shortest possible traces or vias.

17.3. RF INPUT

RF input impedance is 50 Ω , DC blocked up to $\pm 25V$.

Multi Spider ORG4572, supporting active or passive antennas.

17.3.1. PASSIVE ANTENNA

R01 standard ordering option incorporating dual-stage LNA is highly recommended for design with passive antenna, due to its ultimate sensitivity.

Short trace of 50 Ω controlled impedance should conduct GNSS signal from antenna to RF_IN pad.

In design with passive antenna attention should be paid on antenna layout.

17.3.2. ACTIVE ANTENNA

Active antenna net gain including conduction losses should not exceed +25dB.

DC bias voltage for active antenna can be externally applied on RF_IN trace through bias-T.

DC bias voltage can be controlled by WAKEUP output through MOSFET or load switch.

In design with external LNA power enable can be controlled by ORG4572 WAKEUP output that by following module's power states assists reducing overall system current consumption.

17.4. CONTROL INTERFACE

17.4.1. ON_OFF

ON_OFF input is used to switch ORG4572 between different power states:

- + While in Hibernate state, an ON_OFF pulse will initiate transfer into Full Power state.
- + While in ATP™ mode, an ON_OFF pulse will initiate transfer into Full Power state.

- + While in PTF™ mode, an ON_OFF pulse will initiate one PTF™ request.
- + While in Full Power state, an ON_OFF pulse will initiate orderly shutdown into Hibernate state.




FIGURE 9 – ON_OFF TIMING

ON_OFF detector set requires a rising edge and high logic level that persists for at least 100µs.
 ON_OFF detector reset requires ON_OFF asserted to low logic level for at least 100µs.
 Recommended ON_OFF Low-High-Low pulse length is 100ms.
 ON_OFF pulses with less than 1s intervals are not recommended.
 Multiple switch bounce pulses are recommended to be filtered out.
 Pull-down resistor of 10kΩ-33kΩ is recommended to avoid accidental power mode change.
 ON_OFF input is tolerable up to 3.6V.
 Do not drive high permanently or pull-up this input.
 This line must be connected to host.

17.4.2. WAKEUP

WAKEUP output from ORG4572 is used to indicate power state.
 A low logic level indicates that the module is in one of its low-power states - Hibernate or Standby. A high logic level indicates that the module is in Full Power state.
 In addition WAKEUP output can be used to control auxiliary devices.
 Wakeup output is LVCMOS 1.8V compatible.
 Do not connect if not in use.

17.4.3. RESET

Power-on-Reset (POR) sequence is generated internally.
 In addition, external reset is available through RESET pad.
 Resetting ORG4572 clears the state machine of self-managed power saving modes to default.
 RESET signal should be applied for at least 1µs.
 RESET input is active low and has internal pull-up resistor of 1MΩ.
 Do not drive this input high.
 Do not connect if not in use.

17.4.4. 1PPS

Pulse-Per-Second (PPS) output provides a pulse signal for timing purposes.
 PPS output starts when 3D position solution has been obtained using 5 or more GNSS satellites.
 PPS output stops when 3D position solution is lost.
 Pulse length (high state) is 200ms with rising edge is less than 30ns synchronized to UTC epoch.
 The correspondent UTC time message is generated and put into output FIFO 300ms after the PPS signal. The exact time between PPS and UTC time message delivery depends on message rate, message queue and communication baud rate.
 1PPS output is LVCMOS 1.8V compatible.
 Do not connect if not in use.



17.5. DATA INTERFACE

ORG4572 module has 3 types of interface ports to connect to host - UART, SPI or I²C – all multiplexed on a shared set of pads. At system reset host port interface lines are disabled, so no conflict occurs. Logic values on $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ are read by the module during startup and define host port type. External resistor of 10k Ω is recommended. Pull-up resistor is referenced to 1.8V.

PORT TYPE	$\overline{\text{CTS}}$	$\overline{\text{RTS}}$
UART	External pull-up	Internal pull-up
SPI (default)	Internal pull-down	Internal pull-up
I ² C	Internal pull-down	External pull-down

TABLE 11 – HOST INTERFACE SELECT

17.5.1. UART

Multi Spider ORG4572 has a standard UART port:

- + TX used for GNSS data reports. Output logic high voltage level is LVCMOS 1.8V compatible.
- + RX used for receiver control. Input logic high voltage level is 1.45V tolerable up to 3.6V.
- + UART flow control using $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ lines is disabled by default.
Can be turned on by sending OSP[®] Message ID 178, Sub ID 2 input command.

17.5.2. UART BAUD RATE AND PROTOCOL SELECTION

Logic values on GPIO1 and GPIO2 are read by the module during startup and define UART baud rate and protocol. Internal pull-up resistors set default protocol to NMEA @ 4,800bps. Those resistors are 2.2k Ω each and referenced to 1.8V.

External straps of 0 Ω , or temporary assertions prior to startup can be used to override defaults.

PROTOCOL	BAUD RATE	GPIO1	GPIO2
NMEA (default)	4,800 (default)	Internal pull-up	Internal pull-up
NMEA	9,600	Internal pull-up	External strap
NMEA	38,400	External strap	Internal pull-up
OSP [®]	115,200	External strap	External strap

TABLE 12 – UART BAUD RATE AND PROTOCOL SELECT

17.5.3. SPI

SPI host interface features are:

- + Slave SPI Mode 1, supports clock up to 6.8MHz.
- + RX and TX have independent 2-byte idle patterns of '0xA7 0xB4'.
- + TX and RX each have independent 1024 byte FIFO buffers.
- + TX FIFO is disabled when empty and transmits its idle pattern until re-enabled.
- + RX FIFO detects a software specified number of idle pattern repeats and then disables FIFO input until the idle pattern is broken.
- + FIFO buffers can generate an interrupt at any fill level.
- + SPI detects synchronization errors and can be reset by software.
- + Output is LVCMOS 1.8V compatible. Inputs are tolerable up to 3.6V.

17.5.4. I²C

I²C host interface features are:

- + I²C Multi-Master Mode - module initiates clock and data, operating speed 400kbps.
- + I²C address '0x60' for RX and '0x62' for TX.
- + Individual transmit and receive FIFO length of 64 bytes.
- + I²C host interface mode can be switched slave (Multi-master default), clock rate can be switched 100KHz (default 400KHz), address can be changed (default 0x62 for TX FIFO and 0x60 for RX FIFO) by sending OSP[®] Message ID 178, Sub ID 2 input command.
- + SCL and SDA are pseudo open-drain lines, therefore require external pull-up resistors of 2.2k Ω to 1.8V, or 3.3k Ω to 3.3V.

17.6. SMART SENSORS INTERFACE

MEMS sensors connected to an auxiliary I²C bus provide support for contextual awareness. I²C bus comprises of 2 pads – GPIO1 and GPIO2, both are pseudo open-drain therefore requiring external pull-up resistors.




FIGURE 10 – SMART SENSORS INTERFACE

ORG4572 acts as I²C Master and sensor devices function in Slave mode at speed of 400kbps.

This provides a very low latency data pipe for the critical sensor data so that it can be used in the Navigation Library and Kalman filter to enhance navigation performance.

MEMS algorithms perform a sensor data fusion with GNSS signal measurements.

GNSS measurements can be used to calibrate MEMS sensors during periods of satellite navigation.

MEMS sensors can augment GNSS measurements, making those more accurate under degraded satellite signal conditions and challenging dynamics.

MEMS data can be output to other subsystems in the platform over host serial interface.

17.7. FLASH MEMORY INTERFACE

Flash memory connected to an auxiliary SPI bus provides storage support for smart data logger, system aiding data and firmware patch updates.

SPI bus comprises of 4 pads – GPIO1, GPIO2, GPIO3 and GPIO4.

ORG4572 acts as SPI Master while SPI flash memory functions in Slave mode.

ORG4572 supports 4Mbit and 8Mbit SPI flash memory ICs from specified manufacturers.

17.7.1. DATA LOGGER SUPPORT

ORG4572 can log data waypoints to SPI flash memory autonomously or under host control.

Features of data logger include:

- + Ability to log based on time interval and/or when distance or speed thresholds are exceeded.
- + Control over logging continuously or until available memory is full.
- + Control over which data is logged, including time, position, altitude, speed and accuracy.
- + Access to status information on how much memory remains.
- + Commands to clear memory and download data.

17.7.2. AIDING DATA STORAGE SUPPORT

ORG4572 can store CGEE™ and SGEE™ aiding data to SPI flash memory:

- + 4Mbit memory supports up to 7 days of SGEE™ for GPS and GLONASS satellites.
- + 8Mbit memory supports up to 31 days of SGEE™ for GPS and 14 days for GLONASS.

17.7.3. PATCH UPDATE SUPPORT

Patch updates may be provided from time to time to address ROM firmware issues as a method of performance improvement.

Host controller is managing load and application of patch updates.

Patch files may be up to 128KB in size.

18. TYPICAL APPLICATION CIRCUIT

18.1. PASSIVE ANTENNA




FIGURE 11 – PASSIVE ANTENNA REFERENCE SCHEMATICS

18.2. ACTIVE ANTENNA




FIGURE 12 – ACTIVE ANTENNA REFERENCE SCHEMATICS

18.3. ANTENNA SWITCH

Contact OriginGPS for Application Note covering dual-antenna (on-board and external) design combining RF switch with auto-sense, DC bias and short-circuit protection.



19. RECOMMENDED PCB LAYOUT

19.1. FOOTPRINT




FIGURE 13 – FOOTPRINT

Ground paddle at the middle should be connected to main Ground plane by multiple vias.

Ground paddle at the middle must be solder masked.

Silk print of module's outline is highly recommended for SMT visual inspection.

TOP VIEW




FIGURE 14 – MODULE HOSTED ON FOOTPRINT

19.2. HOST PCB




FIGURE 15 – HOST PCB

19.3. RF TRACE




FIGURE 16 – TYPICAL MICROSTRIP PCB TRACE ON FR-4 SUBSTRATE

19.4. PCB STACK-UP




FIGURE 17 – TYPICAL PCB STACK-UP

19.5. PCB LAYOUT RESTRICTIONS

Switching and high-speed components, traces and vias must be kept away from ORG4572 module. Signal traces to/from module should have minimum length.

Recommended minimal distance from adjacent active components is 3mm.

Ground pads must be connected to host PCB Ground with shortest possible traces or vias.

In case of tight integration constrain or co-location with adjacent high speed components like CPU or memory, high frequency components like transmitters, clock resonators or oscillators, LCD panels or CMOS image sensors, contact OriginGPS for application specific recommendations.



20. DESIGN CONSIDERATIONS

20.1. ANTENNA

Antennas for GPS and GLONASS have a wider bandwidth than pure GPS antennas. Some wideband antennas may not have a good axial ratio to block reflections of RHCP GPS and GLONASS signals. These antennas have lower rejection of multipath reflections and tend to degrade the overall performance of the receiver.

20.1.1. PASSIVE ANTENNA

Design with passive antenna requires RF layout skills and can be challenging.

20.1.2. ACTIVE ANTENNA

While designing with active antenna consider using WAKEUP output to control auxiliary DC bias.

20.2. RF

Multi Spider ORG4572 operates with received signal levels down to -167dBm and can be affected by high absolute levels of RF signals, moderate levels of RF interference near the GNSS bands and by low-levels of RF noise in the GNSS band.

RF interference from nearby electronic circuits or radio transmitters can contain enough energy to desensitize ORG4572. These systems may also produce levels of energy outside of GNSS band, high enough to leak through RF filters and degrade the operation of the radios in ORG4572.

This issue becomes more critical in small products, where there are industrial design constraints. In that environment, transmitters for Wi-Fi, Bluetooth, RFID, cellular and other radios may have antennas physically close to the GNSS receiver antenna.

To prevent degraded performance of ORG4572, OriginGPS recommends performing EMI/jamming susceptibility tests for radiated and conducted noise on prototypes and assessing risks of other factors. Contact OriginGPS for application specific recommendations and design review services.

21. OPERATION

When power is first applied, ORG4572 goes into a Hibernate state while integrated RTC starts and internal Finite State Machine (FSM) sequences through to “Ready-to-Start” state.

Host is not required to control external master reset since module’s internal reset circuitry handles detection of power application.

While in “Ready-to-Start” state, ORG4572 awaits a pulse to the ON_OFF input.

Since integrated RTC startup times are variable, host is required either to wait for a fixed interval or to monitor a short Low-High-Low pulse on WAKEUP output that indicates FSM “Ready-to-Start” state.

Another option is to repeat a pulse on the ON_OFF input every second until the module starts by either detecting a stable logic high level on WAKEUP output or neither generation of UART messages.

21.1. STARTING THE MODULE

A pulse on the ON_OFF input line when FSM is ready and in startup-ready state, Hibernate state, standby state, will command the module to start.




FIGURE 18 – ON_OFF TIMING

ON_OFF detector set requires a rising edge and high logic level that persists for at least 100µs.

ON_OFF detector reset requires ON_OFF asserted to low logic level for at least 100µs.

Recommended ON_OFF Low-High-Low pulse length is 100ms.

ON_OFF pulses with less than 1s intervals are not recommended.




FIGURE 19 – START-UP TIMING

SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
f_{RTC}	RTC Frequency	+25°C	-20 ppm	32768	+20 ppm	Hz
t_{RTC}	RTC Tick	+25°C		30.5176		µs
ΔT_1	RTC Startup Time			300		ms
ΔT_0	Power Stabilization		$6 \cdot t_{RTC} + \Delta T_1$	$7 \cdot t_{RTC} + \Delta T_1$	$8 \cdot t_{RTC} + \Delta T_1$	µs
ΔT_2	WAKEUP Pulse	RTC running		10		t_{RTC}
ΔT_3	ON_OFF Low		3			t_{RTC}
ΔT_4	ON_OFF High		3			t_{RTC}
ΔT_5	ON_OFF to WAKEUP high	After ON_OFF		6		t_{RTC}
ΔT_6	ON_OFF to ARM boot	After ON_OFF		2130		t_{RTC}

TABLE 13 – START-UP TIMING

21.2. AUTONOMOUS POWER ON

Connecting WAKEUP output (pad 4) to ON_OFF input (pad 9) enables self-start to Full Power state from Ready-To-Start state following boot process.

When host data interface is set UART, module will start autonomously transmitting NMEA messages after first power supply application. Further transfers between Full Power and Hibernate states require external logic circuitry combined with serial command.

21.3. VERIFYING THE MODULE HAS STARTED

WAKEUP output will go high indicating ORG4572 has started.

System activity indication depends upon selected serial interface.

The first message to come out of module is "OK_TO_SEND" - '\$PSRF150,1*3E'.

21.3.1. UART

When active, the module will output NMEA messages at the 4800bps.

21.3.2. I²C

In Multi-Master mode with no bus contention - the module will spontaneously send messages.

In Multi-Master mode with bus contention - the module will send messages after the I²C bus contention resolution process allows it to send.

21.3.3. SPI

Since ORG4572 is SPI slave device, there is no possible indication of system "ready" through SPI interface. Host must initiate SPI connection approximately 1s after WAKEUP output goes high.

21.4. CHANGING PROTOCOL AND BAUD RATE¹

Protocol and baud rate can be changed by NMEA \$PSRF100 serial message.

21.5. CHANGING SATELLITE CONSTELLATION¹

Satellite constellations used in position solution can be changed by OSP[®] Message ID 222 Sub ID 16.

21.6. SHUTTING DOWN THE MODULE

Transferring ORG4572 from Full Power state to Hibernate state can be initiated in two ways:

✦ By a pulse on ON_OFF input.

✦ By NMEA (\$PSRF117) or OSP[®] (MID205) serial message.

Orderly shutdown process may take anywhere from 10ms to 900ms to complete, depending upon operation in progress and messages pending, and hence is dependent upon serial interface speed and controls. ORG4572 will stay in Full Power state until TX FIFO buffer is emptied.

The last message during shutdown sequence is '\$PSRF150,0*3F'.

Note:

1. Changes to default firmware settings are volatile and will be discarded at power re-cycle.



22. FIRMWARE

Power On State		Hibernate
Default Interface ¹		SPI
SPI Data Format		NMEA
UART Settings		4,800bps.
UART Data Format		NMEA
I ² C Settings		Multi-Master 400kbps
I ² C Data Format		NMEA
Satellite Constellation		GPS + GLONASS
NMEA Messages		\$GPGGA @ 1 sec.
		\$GNGNS @ 1 sec.
		\$GNGSA @ 1 sec.
		\$GPGSV @ 5 sec.
		\$GLGSV @ 5 sec.
		\$GNRMC @ 1 sec.
Firmware Defaults	SBAS	OFF
	ABP™	OFF
	Static Navigation	ON
	Track Smoothing	OFF
	Jammer Detector	ON
	Jammer Remover	OFF
	Fast Time Sync	OFF
	Pseudo DR Mode	ON
	Power Saving Mode	OFF
	3SV Solution Mode	ON
	MEMS Gateway	OFF
	Data Logger	OFF
	5Hz Update Rate	OFF

TABLE 14 – DEFAULT FIRMWARE SETTINGS

Note:

1. Without external resistors or straps on \overline{CTS} or \overline{RTS} .

22.1. FIRMWARE UPDATES

Firmware updates can be considered exclusively as patches on top of baseline ROM firmware. Those patch updates may be provided from time to time to address ROM firmware issues as a method of performance improvement. Typical patch file size is 24KB.

Host controller is initiating load and application of patch update by communicating module's Patch Manager software block allocating 16KB of memory space for patch and additional 8KB for cache. Patch updates are preserved until BBRAM is discarded.



23. HANDLING INFORMATION

23.1. MOISTURE SENSITIVITY

ORG4572 modules are MSL 3 designated devices according to IPC/JEDEC J-STD-033B standard. Module in sample or bulk package should be baked prior to assembly at 125°C for 48 hours.

23.2. ASSEMBLY

The module supports automatic pick-and-place assembly and reflow soldering processes. Suggested solder paste stencil is 5 mil to ensure sufficient solder volume.

23.3. SOLDERING

Reflow soldering of the module always on component side (Top side) of the host PCB according to standard IPC/JEDEC J-STD-020D for LGA SMD.

Avoid exposure of ORG4572 to face-down reflow soldering process.




FIGURE 20 – RECOMMENDED SOLDERING PROFILE

Referred temperature is measured on top surface of the package during the entire soldering process. Suggested peak reflow temperature is 245°C for 30 sec. for Pb-Free solder paste.

Actual board assembly reflow profile must be developed individually per furnace characteristics.

Reflow furnace settings depend on the number of heating/cooling zones, type of solder paste/flux used, board design, component density and packages used.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
T _C	Classification Temperature		245		°C
T _P	Package Temperature			245	°C
T _L	Liquidous Temperature		217		°C
T _S	Soak/Preheat Temperature	150		200	°C
t _S	Soak/Preheat Time	60		120	s
t _L	Liquidous Time	60		150	s
t _P	Peak Time		30		s

TABLE 15 – SOLDERING PROFILE PARAMETERS

23.4. CLEANING

If flux cleaning is required, module is capable to withstand standard cleaning process in vapor degreaser with the Solvon® n-Propyl Bromide (NPB) solvent and/or washing in DI water.

Avoid cleaning process in ultrasonic degreaser, since specific vibrations may cause performance degradation or destruction of internal circuitry.

23.5. REWORK

If localized heating is required to rework or repair the module, precautionary methods are required to avoid exposure to solder reflow temperatures that can result in permanent damage to the device.

23.6. ESD SENSITIVITY

This product is ESD sensitive device and must be handled with care.



23.7. SAFETY INFORMATION

Improper handling and use can cause permanent damage to the product.

23.8. DISPOSAL INFORMATION

This product must not be treated as household waste.

For more detailed information about recycling electronic components contact your local waste management authority.



24. MECHANICAL SPECIFICATIONS

- + ORG4572 module has miniature LGA SMD packaging sized 7mm x 7mm.
- + ORG4572 built on a PCB assembly enclosed with metallic RF shield box.
- + On bottom side there are 16+4 SMT pads with Cu base and ENIG plating.
- + ORG4572 module supports automated pick and place assembly and reflow soldering processes.




FIGURE 21 – MECHANICAL DRAWING

Dimension	Length	Width	Height	Weight	
mm	7.00 +0.10/ -0.05	7.00 +0.10/ -0.05	1.4 +0.1/ -0.0	gr	0.2
inch	0.276 +0.004/ -0.002	0.276 +0.004/ -0.001	0.055 +0.004/ -0.0	oz	0.01

TABLE 16 – MECHANICAL SUMMARY

25. COMPLIANCE

The following standards are applied on the production of ORG4572 modules:

- + IPC-6011/6012 Class2 for PCB manufacturing
- + IPC-A-600 Class2 for PCB inspection
- + IPC-A-610D Class2 for SMT acceptability

ORG4572 modules are manufactured in ISO 9001:2008 accredited facilities.

ORG4572 modules are manufactured in ISO 14001:2004 accredited facilities.

ORG4572 modules are manufactured in OHSAS 18001:2007 accredited facilities.

ORG4572 modules are designed, manufactured and handled in compliance with the Directive 2011/65/EU of the European Parliament and of the Council of June 2011 on the Restriction of the use of certain Hazardous Substances in electrical and electronic equipment, referred as RoHS II.

ORG4572 modules are manufactured and handled in compliance with the applicable substance bans as of Annex XVII of Regulation 1907/2006/EC on Registration, Evaluation, Authorization and Restriction of Chemicals including all amendments and candidate list issued by ECHA, referred as REACH.

ORG4572 modules comply with the following EMC standards:

- + EU CE EN55022:06+A1(07), Class B
- + US FCC 47CFR Part 15:09, Subpart B, Class B
- + JAPAN VCCI V-3/2006.04



26. PACKAGING AND DELIVERY

26.1. APPEARANCE

ORG4572 modules are delivered in reeled tapes for automatic pick and place assembly process.




FIGURE 22 – MODULE POSITION

ORG4572 modules are packed in 2 different reel types.

SUFFIX	TR1	TR2
Quantity	500	2000

TABLE 17 – REEL QUANTITY

Reels are dry packed with humidity indicator card and desiccant bag according to IPC/JEDEC J-STD-033B standard for MSL 3 devices.

Reels are vacuum sealed inside anti-static moisture barrier bags.

Sealed reels are labeled with MSD sticker providing information about:

- + MSL
- + Shelf life
- + Reflow soldering peak temperature
- + Seal date

Sealed reels are packed inside cartons.

Reels, reel packs and cartons are labeled with sticker providing information about:

- + Description
- + Part number
- + Lot number
- + Customer PO number
- + Quantity
- + Date code

26.2. CARRIER TAPE

Carrier tape material - polystyrene with carbon (PS+C).

Cover tape material – polyester based film with heat activated adhesive coating layer.




FIGURE 23 – CARRIER TAPE

	mm	inch
A ₀	8.3 ± 0.1	0.327 ± 0.004
B ₀	8.3 ± 0.1	0.327 ± 0.004
K ₀	2.7 ± 0.1	0.106 ± 0.004
F	7.5 ± 0.1	0.295 ± 0.004
P1	12.0 ± 0.1	0.472 ± 0.004
W	16.0 ± 0.3	0.630 ± 0.012

TABLE 18 – CARRIER TAPE DIMENSIONS

26.3. REEL

Reel material - antistatic plastic.




FIGURE 24 – REEL

SUFFIX	TR1		TR2	
	mm	inch	mm	inch
ØA	178.0 ± 1.0	7.00 ± 0.04	330.0 ± 2.0	13.00 ± 0.08
ØN	60.0 ± 1.0	2.36 ± 0.04	102.0 ± 2.0	4.02 ± 0.08
W1	16.7 ± 0.5	0.66 ± 0.02	16.7 ± 0.5	0.66 ± 0.02
W2	19.8 ± 0.5	0.78 ± 0.02	22.2 ± 0.5	0.87 ± 0.02

TABLE 19 – REEL DIMENSIONS

27. ORDERING INFORMATION




TABLE 20 – ORDERING OPTIONS

PART NUMBER	FW VERSION	HW OPTION	LNA	PACKAGING	SPQ
ORG4572-R01-TR1	1	01	Dual-stage	REELED TAPE	500
ORG4572-R01-TR2	1	01	Dual-stage	REELED TAPE	2000
ORG4572-R01-UAR	1	01	Dual-stage	EVALUATION KIT	1

TABLE 21 – ORDERABLE DEVICES