

25 MHz Precision Operational Amplifiers

Features

- Gain Bandwidth Product: 25 MHz (typical)
- Slew Rate: 30 V/ μ s (typical at $V_{DD} = 5.5V$)
- Total Harmonic Distortion (THD):
-106 dBc (typical) at 1 kHz and 2 V_{P-P}
- Input Offset Voltage:
 $\pm 105 \mu V$ (maximum, $V_{CM} = 0.1V$)
- Rail-to-Rail: Input/Output (I/O)
- Power Supply: 2.2V to 5.5V
 - Single or Dual (Split) Supplies
 - Quiescent Current: 2.5 mA/channel (typical)
 - Shutdown Pin (MCP60813 only)
- Enhanced Electromagnetic Interference (EMI) Protection:
 - EMI Rejection Ratio (EMIRR):
85 dB at 2.4 GHz (typical)
- Extended Temperature Range: $-40^\circ C$ to $+125^\circ C$
- Packaging:
 - 5-Lead SOT-23 (MCP60811 only)
 - 5-Lead SC70 (MCP60811U only)
 - 6-Lead SOT-23 (MCP60813 only)

Typical Applications

- Communications
- Test and Measurement
- Communications
- Medical
- Active Filters
- High Speed Amplifiers
- Wireless Networking
- Analog-to-Digital Converter (ADC) Driver
- Digital-to-Analog Converter (DAC) Buffer


Description

The MCP60811/1U/3 operational amplifiers operate on a power supply voltage between 2.2V and 5.5V over the extended temperature range of $-40^\circ C$ to $+125^\circ C$. The input offset voltage is trimmed at $+25^\circ C$ and $V_{DD} = 3.5V$.


Related Operational Amplifiers

- MCP6051/2/4: 30 μA , 385 kHz, Low Offset Voltage
- MCP6061/2/4: 60 μA , 730 kHz, Low Offset Voltage
- MCP6071/2/4: 110 μA , 1.2 MHz, Low Offset Voltage
- MCP60711/1U/3: 2.5 mA, 10 MHz, Low Offset Voltage


Package Types



Typical Application Circuit



Input Offset Voltage vs. Temperature



MCP60811/1U/3

1.0 ELECTRICAL CHARACTERISTICS

1.1 Absolute Maximum Ratings

$V_{DD} - V_{SS}$	-0.3V to +6.0V
Current at Input Pins	±2 mA
Inputs and Outputs	$V_{SS} - 0.5V$ to $V_{DD} + 0.5V$
Input Difference Voltage ($V_{IN+} - V_{IN-}$)	(intermittent) ± V_{DD}
.....	(continuous) ±0.5V
Output Short Circuit Current.....	±60 mA
Current at Output and Supply Pins.....	(continuous) ±30 mA
Storage Temperature.....	-65 °C to +150 °C
Maximum Junction Temperature	+150 °C
ESD Protection (HBM, CDM).....	≥ 4 kV, 2 kV

Note: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

1.2 Specifications

TABLE 1-1: DC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $T_A = +25\text{ °C}$, $V_{DD} = 3.5V$, $V_{SS} = \text{GND}$, $V_{CM} = 0.1V$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 2\text{ k}\Omega$ to V_L and $C_L = 20\text{ pF}$. See [Figure 1-6](#).

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Input Offset Voltage						
Input Offset Voltage	V_{OS}	-105	±50	105	μV	$V_{CM} = 0.1V$
		-150	±75	150		$V_{CM} = V_{DD} - 0.5V$
Input Offset Voltage Aging	ΔV_{OS}	—	±80	—		Dynamic Burn-in, $V_{CM} = 0.1V$, 1008 hr, 125 °C, $V_{DD} = 5.5V$, $ V_{IN+} - V_{IN-} < 60\text{ mV}$
		—	±40	—		Dynamic Burn-in, $V_{CM} = V_{DD} - 0.5V$, 1008 hr, 125 °C, $V_{DD} = 5.5V$, $ V_{IN+} - V_{IN-} < 60\text{ mV}$
Input Offset Drift with Temperature Coefficient	TC_1	—	±0.4	—	$\mu\text{V}/\text{°C}$	$T_A = -40\text{ °C}$ to $+125\text{ °C}$, $V_{CM} = 0.1V$
		—	±0.45	—		$T_A = -40\text{ °C}$ to $+125\text{ °C}$, $V_{CM} = V_{DD} - 0.5V$
Input Offset Quadratic Temperature Coefficient	TC_2	—	±1.5	—	$\text{nV}/\text{°C}^2$	$T_A = -40\text{ °C}$ to $+125\text{ °C}$, $V_{CM} = 0.1V$
		—	±2.1	—		$T_A = -40\text{ °C}$ to $+125\text{ °C}$, $V_{CM} = V_{DD} - 0.5V$
Power Supply Rejection Ratio	PSRR	80	95	—	dB	$V_{DD} = 2.2V$ to $5.5V$, $V_{CM} = 0.1V$
		76	92	—		$V_{DD} = 2.2V$ to $5.5V$, $V_{CM} = V_{DD} - 0.5V$
Input Current and Impedance						
Input Bias Current	I_B	-20	±0.4	20	pA	$V_{DD} = 5.5V$, $V_{CM} = 2.75V$, $T_A = +25\text{ °C}$
		—	40	—		$V_{DD} = 5.5V$, $V_{CM} = 2.75V$, $T_A = +85\text{ °C}$
		—	420	—		$V_{DD} = 5.5V$, $V_{CM} = 2.75V$, $T_A = +125\text{ °C}$
Input Offset Current	I_{OS}	-20	±1	20	pA	$V_{DD} = 5.5V$, $V_{CM} = 2.75V$, $T_A = +25\text{ °C}$
		—	±10	—		$V_{DD} = 5.5V$, $V_{CM} = 2.75V$, $T_A = +85\text{ °C}$
		-400	±180	400		$V_{DD} = 5.5V$, $V_{CM} = 2.75V$, $T_A = +125\text{ °C}$

- Note** 1: V_{CML} , V_{CMH} , V_{OL} and V_{OH} change with temperature. See [Figure 2-19](#) and [Figure 2-21](#).
 2: POR must be on for the time t_{PON_TR} before SHDN function is enabled. It is disabled when POR is off.

TABLE 1-1: DC ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, $T_A = +25\text{ }^\circ\text{C}$, $V_{DD} = 3.5\text{V}$, $V_{SS} = \text{GND}$, $V_{CM} = 0.1\text{V}$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 2\text{ k}\Omega$ to V_L and $C_L = 20\text{ pF}$. See [Figure 1-6](#).

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Input Current and Impedance (cont.)						
Common Mode Input Impedance	Z_{CM}	—	$10^{11} 6.5$	—	ΩpF	
Differential Mode Input Impedance	Z_{DM}	—	$10^{11} 2.4$	—	ΩpF	
Input Common Mode Voltage						
Common Mode Voltage Range (Note 1)	V_{CML}	—	-0.4	-0.3	V	$T_A = +25\text{ }^\circ\text{C}$
	V_{CMH}	$V_{DD} + 0.3$	$V_{DD} + 0.4$	—		$T_A = +25\text{ }^\circ\text{C}$
Common Mode Rejection Ratio	CMRR	80	95	—	dB	$V_{CM} = -0.3\text{V to } V_{DD} + 0.3\text{V}$
Open-Loop Gain						
DC Open-Loop Gain	A_{OL}	97	112	—	dB	$V_{OUT} = 0.2\text{V to } V_{DD} - 0.2\text{V}$, $V_{CM} = 0.1\text{V}$
		97	112	—		$V_{OUT} = 0.2\text{V to } V_{DD} - 0.2\text{V}$, $V_{CM} = V_{DD} - 0.5\text{V}$
Output						
Output Voltage Swing – Low (Note 1)	$V_{OL} - V_{SS}$	—	12	—	mV	Input Overdrive = -0.5V, $V_{DD} = 2.2\text{V}$
		—	20	—		Input Overdrive = -0.5V, $V_{DD} = 5.5\text{V}$
		25	115	500		Input Overdrive = -0.5V, $V_{DD} = 5.5\text{V}$, $R_L = 200\Omega$
Output Voltage Swing – High (Note 1)	$V_{OH} - V_{DD}$	—	-10	—	mV	Input Overdrive = 0.5V, $V_{DD} = 2.2\text{V}$
		—	-18	—		Input Overdrive = 0.5V, $V_{DD} = 5.5\text{V}$
		-450	-100	-25		Input Overdrive = 0.5V, $V_{DD} = 5.5\text{V}$, $R_L = 200\Omega$
Output Short Circuit Current	I_{SCP}	—	12	—	mA	$V_{DD} = 2.2\text{V}$
		—	47	—		$V_{DD} = 5.5\text{V}$
	I_{SCM}	—	-18	—		$V_{DD} = 2.2\text{V}$
		—	-57	—		$V_{DD} = 5.5\text{V}$
Power Supply						
Supply Voltage	V_{DD}	2.2	—	5.5	V	
Quiescent Current per Amplifier	I_Q	2.2	2.5	2.9	mA	$I_O = 0\text{A}$, $t > t_{PON_TR}$
	I_{Q_TR}	—	3.3	—		$I_O = 0\text{A}$, $t_{PON} < t < t_{PON_TR}$ (power-on current)
POR Trip Voltages	V_{PRHL}	1.45	1.61	—	V	POR turns off ($V_{DD} \downarrow$), $V_L = 0\text{V}$
	V_{PRLH}	—	1.76	1.95		POR turns on ($V_{DD} \uparrow$), $V_L = 0\text{V}$
POR Trip Voltage Drift with Temperature	$\Delta V_{PRHL}/\Delta T_A$	—	0.90	—	mV/°C	
	$\Delta V_{PRLH}/\Delta T_A$	—	0.85	—		
Shutdown Logic Threshold, Low	V_{SDL}	0	—	0.55	V	At SHDN pin
Shutdown Logic Threshold, High	V_{SDH}	1.3	—	V_{DD}		
Shutdown Logic Hysteresis	V_{SDHYST}	—	0.12	—		
Shutdown Current per Amplifier	I_{SS_SD}	-15	-4	-1.5	μA	$I_O = 0\text{A}$, $t > t_{PON_TR}$, SHDN high
Shutdown Pull-Down Resistor	R_{SD}	—	2	—	M Ω	At the SHDN pin

- Note 1:** V_{CML} , V_{CMH} , V_{OL} and V_{OH} change with temperature. See [Figure 2-19](#) and [Figure 2-21](#).
Note 2: POR must be on for the time t_{PON_TR} before SHDN function is enabled. It is disabled when POR is off.

MCP60811/1U/3

TABLE 1-2: AC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $T_A = +25^\circ\text{C}$, $V_{DD} = 3.5\text{V}$, $V_{SS} = \text{GND}$, $V_{CM} = 0.1\text{V}$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 2\text{ k}\Omega$ to V_L and $C_L = 20\text{ pF}$. See [Figure 1-6](#).

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
AC Response						
Gain-Bandwidth Product	GBWP	—	25	—	MHz	$V_{OUT} = 0.1 V_{P-P}$, $G_N > +2\text{ V/V}$
Full Power Bandwidth	FPBW	—	1.9	—	MHz	$V_{DD} = 5\text{V}$, $V_{CM} = 2.5\text{V}$, $V_{OUT} = 4.6 V_{P-P}$, Gain = -1 V/V
Phase Margin	PM	—	45	—	°	$G = +1\text{ V/V}$, $V_{OUT} = 0.1 V_{P-P}$
		—	30	—		$G = +1\text{ V/V}$, $V_{OUT} = 0.1 V_{P-P}$, $C_L = 100\text{ pF}$
Step Response						
Settling Time	t_{settle}	—	45	—	ns	$G = +1\text{ V/V}$, $V_{CM} = 0.5\text{V}$, $+0.1\text{V}$ step and 1% settling
		—	45	—		$G = +1\text{ V/V}$, $V_{CM} = V_{DD} - 0.5\text{V}$, $+0.1\text{V}$ step and 1% settling
Slew Rate	SR	—	6.5	—	V/ μs	$G = +1\text{ V/V}$, $V_{DD} = 2.2\text{V}$
		—	30	—		$G = +1\text{ V/V}$, $V_{DD} = 5.5\text{V}$
Output Overdrive Recovery Time (Note 1)	t_{ODR}	—	0.37	—	μs	$G = -10\text{ V/V}$, $V_{DD} = 3.5\text{V}$, $V_{CM} = V_{DD}/2$, $\pm 0.5\text{V}$ output overdrive ($V_{IN} = V_{CM} \pm 0.225\text{V}$ to V_{CM}), 90% of V_{OUT} change
Noise						
Input Noise Voltage	E_{ni}	—	3.6	—	μV_{P-P}	$f = 0.1\text{ Hz}$ to 10 Hz , $V_{CM} = 0.1\text{V}$
		—	6.9	—		$f = 0.1\text{ Hz}$ to 10 Hz , $V_{CM} = V_{DD} - 0.5\text{V}$
Input Noise Voltage Density	e_{ni}	—	3.9	—	nV/ $\sqrt{\text{Hz}}$	$f = 100\text{ kHz}$, $V_{CM} = 0.1\text{V}$
		—	4.7	—		$f = 100\text{ kHz}$, $V_{CM} = V_{DD} - 0.5\text{V}$
Input Current Noise Density	i_{ni}	—	0.6	—	fA/ $\sqrt{\text{Hz}}$	$f = 1\text{ kHz}$, $V_{CM} = 0.1\text{V}$
		—	0.6	—		$f = 1\text{ kHz}$, $V_{CM} = V_{DD} - 0.5\text{V}$
Harmonic Distortion – Output Nonlinearity						
Total Harmonic Distortion and Noise	THD+N	—	-106	—	dBc	$G_N = +1\text{ V/V}$, $f = 1\text{ kHz}$, $V_{OUT} = 2 V_{P-P}$, $V_{DD} = 5\text{V}$, $V_{CM} = 2\text{V}$
EMI Protection						
EMI Rejection Ratio	EMIRR	—	36	—	dB	$V_{IN} = 0.1 V_{PK}$, $f = 400\text{ MHz}$
		—	53	—		$V_{IN} = 0.1 V_{PK}$, $f = 900\text{ MHz}$
		—	69	—		$V_{IN} = 0.1 V_{PK}$, $f = 1800\text{ MHz}$
		—	85	—		$V_{IN} = 0.1 V_{PK}$, $f = 2400\text{ MHz}$
		—	117	—		$V_{IN} = 0.1 V_{PK}$, $f = 6000\text{ MHz}$
Shutdown						
Shutdown V_{OUT} Turn On Time	$t_{\text{SD_ON}}$	—	1.2	—	μs	$I_O = 0\text{A}$, $V_L = 0\text{V}$, SHDN = $+3.5\text{V}$ to 0V step, 90% of V_{OUT} change (Note 2)
Shutdown V_{OUT} Turn Off Time	$t_{\text{SD_OFF}}$	—	0.2	—	μs	$I_O = 0\text{A}$, $V_L = 0\text{V}$, SHDN = 0V to $+3.5\text{V}$ step, 90% of V_{OUT} change (Note 2)
Shutdown Setup Time	$t_{\text{SD_SU}}$	—	0.2	—	μs	Minimum setup time between SHDN events (Note 2)

Note 1: t_{ODR} includes some uncertainty due to clock edge timing.

2: POR must be on for the time $t_{\text{PON_TR}}$ before SHDN function is enabled. It is disabled when POR is off.

TABLE 1-2: AC ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, $T_A = +25\text{ }^\circ\text{C}$, $V_{DD} = 3.5\text{V}$, $V_{SS} = \text{GND}$, $V_{CM} = 0.1\text{V}$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 2\text{ k}\Omega$ to V_L and $C_L = 20\text{ pF}$. See [Figure 1-6](#).

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Power Up/Down						
POR Off Time	t_{PRHL}	—	0.4	—	μs	$V_L = 0\text{V}$, $V_{DD} = +2.2\text{V}$ to $V_{PHL} - 0.1\text{V}$ step, 90% of V_{OUT} change
POR On Time	t_{PRLH}	—	0.4	—		$V_L = 0\text{V}$, $V_{DD} = 0\text{V}$ to $V_{PLH} + 0.1\text{V}$ step, 90% of V_{OUT} change
V_{OUT} Power On Time ($V_{DD}\uparrow$)	t_{PON}	—	9	—		$V_{DD} = 0\text{V}$ to $+3.5\text{V}$, $V_{CM} = 0\text{V}$, $V_L = 0\text{V}$, $G_N = +1\text{ V/V}$, 90% of V_{OUT} change, SHDN is low
		—	21	—		$V_{DD} = 0\text{V}$ to $+3.5\text{V}$, $V_{CM} = 0\text{V}$, $V_L = 0\text{V}$, $G_N = +1\text{ V/V}$, 90% of V_{OUT} change, SHDN is low, $T_A = -40\text{ }^\circ\text{C}$
V_{OUT} Power Off Time ($V_{DD}\downarrow$)	t_{POFF}	—	0.1	—		$V_{DD} = +3.5\text{V}$ to 0V , $V_{CM} = 0\text{V}$, $V_L = 0\text{V}$, $G_N = +1\text{ V/V}$, 90% of V_{OUT} change, SHDN is low
I_Q Power On Time ($V_{DD}\uparrow$)	t_{PONIQ}	—	8	—		$V_{DD} = 0\text{V}$ to $+3.5\text{V}$, $V_{CM} = 0\text{V}$, $V_L = 0\text{V}$, $G_N = +1\text{ V/V}$, 90% of I_Q change, SHDN is low
		—	24	—		$V_{DD} = 0\text{V}$ to $+3.5\text{V}$, $V_{CM} = 0\text{V}$, $V_L = 0\text{V}$, $G_N = +1\text{ V/V}$, 90% of I_Q change, SHDN is low, $T_A = -40\text{ }^\circ\text{C}$
I_Q Power Off Time ($V_{DD}\downarrow$)	t_{POFFIQ}	—	0.1	—	$V_{DD} = +3.5\text{V}$ to 0V , $V_{CM} = 0\text{V}$, $V_L = 0\text{V}$, $G_N = +1\text{ V/V}$, 90% of I_Q change, SHDN is low	
Trim Power On Time ($V_{DD}\uparrow$) (Note 2)	t_{PON_TR}	—	235	285	Singles, $V_{DD} = 0\text{V}$ to $+3.5\text{V}$, $V_{CM} = 0\text{V}$, $G_N = +1\text{ V/V}$. All trims to 100% (time when I_{DD} changes from $\geq I_{Q_TR}$ to $\geq I_Q$). SHDN is disabled until after this time	

Note 1: t_{ODR} includes some uncertainty due to clock edge timing.

Note 2: POR must be on for the time t_{PON_TR} before SHDN function is enabled. It is disabled when POR is off.

TABLE 1-3: TEMPERATURE SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, all limits are specified for: $V_{DD} = +2.2\text{V}$ to $+5.5\text{V}$ and $V_{SS} = \text{GND}$.

Parameters	Symbol	Min.	Typical	Max.	Units	Conditions
Temperature Ranges						
Specified Temperature Range	T_A	-40	—	+125	$^\circ\text{C}$	
Operating Temperature Range		-40	—	+150		(Note 1)
Storage Temperature Range		-65	—	+150		Powered off
Thermal Package Resistances						
Thermal Resistance, 5-Lead SC70	θ_{JA}	—	209	—	$^\circ\text{C/W}$	
Thermal Resistance, 5-Lead SOT-23		—	201	—		
Thermal Resistance, 6-Lead SOT-23		—	191	—		

Note 1: Operation must not cause T_J to exceed the Absolute Maximum Junction Temperature Rating (+150 $^\circ\text{C}$).

MCP60811/1U/3

1.3 Timing Diagrams




FIGURE 1-1: Output Overdrive Recovery Timing Diagram.




FIGURE 1-2: POR Timing Diagram.




FIGURE 1-3: Supply Current Power Up/Down Timing Diagram with SHDN Low.




FIGURE 1-4: Output Voltage Power Up/Down Timing Diagram with $V_L = 0V$ and SHDN Low.




FIGURE 1-5: SHDN Timing Diagram with $2.2V \leq V_{DD} \leq 5.5V$ (POR must be on for t_{PON_TR} before SHDN is enabled; see [Figure 1-3](#)).

1.4 Test Circuits

Figure 1-6 shows the circuit used for many DC tests. It sets the Common Mode Input Voltage (V_{CM}) and the Output Voltage (V_{OUT}), as shown in Equation 1-1.




FIGURE 1-6: DC Bench Test Circuit.

EQUATION 1-1:

$$G_{DM} = \frac{R_F}{R_G}$$

$$V_{CM} = \frac{V_{IN+} + V_{IN-}}{2}$$

$$V_{CM} \approx \frac{V_{IP} \cdot G_{DM} + \frac{V_{DD}}{2}}{G_{DM} + 1}$$

$$V_{OST} = V_{IN-} - V_{IN+}$$

$$V_{OUT} = \frac{V_{DD}}{2} + (V_{IP} - V_{IM}) \cdot G_{DM} + V_{OST} \cdot (G_{DM} + 1)$$

Where:

- G_{DM} = Differential-mode Gain (V/V)
- R_F = Feedback Resistance (k Ω)
- R_G = Gain Resistance (k Ω)
- V_{CM} = Common Mode Input Voltage (V)
- V_{IN+} = Noninverting Input Voltage (V)
- V_{IN-} = Inverting Input Voltage (V)
- V_{IP} = Positive Signal Input (V)
- V_{DD} = Supply Voltage (V)
- V_{OST} = Total Input Offset Voltage (mV)
- V_{OUT} = Output Voltage (V)
- V_{IM} = Negative Signal Input (V)

The total Input Offset Voltage (V_{OST}) includes the input offset voltage (V_{OS}) and temperature, Common Mode Rejection Ratio (CMRR), Power Supply Rejection Ratio (PSRR) and DC Open-Loop Gain (A_{OL}) effects. V_{CM} is the operational amplifier's common mode input voltage. The circuit's common mode input voltage is V_{CMX} , as shown in Equation 1-2.

EQUATION 1-2:

$$V_{CMX} = \frac{V_{IP} + V_{IM}}{2}$$

Where:

- V_{CMX} = Common Mode Input Voltage (V)
- V_{IP} = Positive Signal Input (V)
- V_{IM} = Negative Signal Input (V)

Figure 1-7 shows the circuit used for many AC tests. Ground V_{IM} to make the gain noninverting or ground V_{IP} to make the gain inverting. Keep the operational amplifier stable and fast by making the R-C poles caused by the input capacitances faster than the designed bandwidth (see Equation 1-3).




FIGURE 1-7: AC Bench Test Circuit.

EQUATION 1-3:

$$G_N = 1 + \frac{R_F}{R_G}$$

$$f_{BW} \approx \frac{GBWP}{G_N}, \text{ where } G_N > +2$$

$$\text{For Speed: } R_N < \frac{1}{4\pi f_{BW} \cdot (C_{CM} + C_{DM})}$$

$$\text{For Stability: } R_F \parallel R_G < \frac{1}{4\pi f_{BW} \cdot (C_{CM} + C_{DM})}$$

Where:

- G_N = Noise Gain (V/V)
- R_F = Feedback Resistance (k Ω)
- R_G = Gain Resistance (k Ω)
- f_{BW} = Bandwidth Frequency (MHz)
- $GBWP$ = Gain-Bandwidth Product (MHz)
- R_N = Noise Resistance (Ω)
- C_{CM} = Common Mode Input Capacitance (pF)
- C_{DM} = Differential Mode Input Capacitance (pF)

MCP60811/1U/3

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $T_A = 25\text{ }^\circ\text{C}$, $V_{DD} = 3.5\text{V}$, $V_{SS} = \text{GND}$, $V_{CM} = 0.1\text{V}$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 2\text{ k}\Omega$ to V_L and $C_L = 20\text{ pF}$.

2.1 DC Input Precision




FIGURE 2-1: Input Offset Voltage.




FIGURE 2-3: Input Offset Voltage Quadratic Temperature Coefficient.




FIGURE 2-2: Input Offset Voltage Drift.




FIGURE 2-4: Input Offset Voltage vs. Power Supply Voltage, with $V_{CM} = 0.1\text{V}$.

Note: Unless otherwise indicated, $T_A = 25\text{ }^\circ\text{C}$, $V_{DD} = 3.5\text{V}$, $V_{SS} = \text{GND}$, $V_{CM} = 0.1\text{V}$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 2\text{ k}\Omega$ to V_L and $C_L = 20\text{ pF}$.




FIGURE 2-5: Input Offset Voltage vs. Power Supply Voltage, with $V_{CM} = V_{DD} - 0.5\text{V}$.




FIGURE 2-8: Input Offset Voltage vs. Temperature, with $V_{DD} = 3.5\text{V}$ and $V_{CM} = 0.1\text{V}$.




FIGURE 2-6: Input Offset Voltage vs. Output Voltage, with $V_{DD} = 3.5\text{V}$.




FIGURE 2-9: Input Offset Voltage vs. Temperature, with $V_{DD} = 3.5\text{V}$, $V_{CM} = V_{DD} - 0.5\text{V}$.




FIGURE 2-7: Input Offset Voltage vs. Input Common Mode Voltage, with $V_{DD} = 3.5\text{V}$.




FIGURE 2-10: Common Mode Rejection Ratio, with $V_{DD} = 3.5\text{V}$.

MCP60811/1U/3

Note: Unless otherwise indicated, $T_A = 25\text{ }^\circ\text{C}$, $V_{DD} = 3.5\text{V}$, $V_{SS} = \text{GND}$, $V_{CM} = 0.1\text{V}$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 2\text{ k}\Omega$ to V_L and $C_L = 20\text{ pF}$.




FIGURE 2-11: Power Supply Rejection Ratio, with $V_{CM} = 0.1\text{V}$.




FIGURE 2-14: Input Bias and Offset Currents vs. V_{CM} , with $T_A = 25\text{ }^\circ\text{C}$.




FIGURE 2-12: Power Supply Rejection Ratio, with $V_{CM} = V_{DD} - 0.5\text{V}$.




FIGURE 2-15: Input Bias and Offset Currents vs. V_{CM} , with $T_A = 85\text{ }^\circ\text{C}$.




FIGURE 2-13: DC Open-Loop Gain, with $V_{CM} = 0.1\text{V}$ and $V_{DD} - 0.5\text{V}$.




FIGURE 2-16: Input Bias and Offset Currents vs. V_{CM} , with $T_A = 125\text{ }^\circ\text{C}$.

Note: Unless otherwise indicated, $T_A = 25\text{ }^\circ\text{C}$, $V_{DD} = 3.5\text{V}$, $V_{SS} = \text{GND}$, $V_{CM} = 0.1\text{V}$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 2\text{ k}\Omega$ to V_L and $C_L = 20\text{ pF}$.




FIGURE 2-17: *Input Bias and Offset Currents vs. Ambient Temperature, with $V_{DD} = 5.5\text{V}$.*




FIGURE 2-18: *Input Bias Current vs. Input Voltage (below V_{SS}).*

MCP60811/1U/3

2.2 Other DC Voltages and Currents

Note: Unless otherwise indicated, $T_A = 25\text{ }^\circ\text{C}$, $V_{DD} = 3.5\text{V}$, $V_{SS} = \text{GND}$, $V_{CM} = 0.1\text{V}$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 2\text{ k}\Omega$ to V_L and $C_L = 20\text{ pF}$.




FIGURE 2-19: V_{CM} Headroom (Range) vs. Ambient Temperature.




FIGURE 2-22: Output Short Circuit Current vs. Power Supply Voltage.




FIGURE 2-20: Output Voltage Headroom vs. Output Current.




FIGURE 2-23: Power Supply Current vs. Power Supply Voltage.




FIGURE 2-21: Output Voltage Headroom vs. Ambient Temperature.




FIGURE 2-24: Supply Current vs. V_{CM} , with $V_{DD} = 5.5\text{V}$.

2.3 Frequency Response

Note: Unless otherwise indicated, $T_A = 25\text{ }^\circ\text{C}$, $V_{DD} = 3.5\text{V}$, $V_{SS} = \text{GND}$, $V_{CM} = 0.1\text{V}$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 2\text{ k}\Omega$ to V_L and $C_L = 20\text{ pF}$.




FIGURE 2-25: CMRR and PSRR vs. Frequency.




FIGURE 2-28: Closed-Loop Output Impedance vs. Frequency.




FIGURE 2-26: Open-Loop Gain vs. Frequency, with $V_{DD} = 2.2\text{V}$.




FIGURE 2-29: EMIRR vs. Frequency.




FIGURE 2-27: Open-Loop Gain vs. Frequency, with $V_{DD} = 5.5\text{V}$.




FIGURE 2-30: EMIRR vs. RF Input Voltage.

MCP60811/1U/3

2.4 Input Noise and Distortion

Note: Unless otherwise indicated, $T_A = 25\text{ }^\circ\text{C}$, $V_{DD} = 3.5\text{V}$, $V_{SS} = \text{GND}$, $V_{CM} = 0.1\text{V}$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 2\text{ k}\Omega$ to V_L and $C_L = 20\text{ pF}$.




FIGURE 2-31: Input Noise Voltage Density vs. Frequency.




FIGURE 2-33: Input Noise vs. Time, with a 0.1 Hz to 10 Hz Band-pass Filter and $V_{CM} = V_{DD} - 0.5\text{V}$.




FIGURE 2-32: Input Noise vs. Time, with a 0.1 Hz to 10 Hz Band-pass Filter and $V_{CM} = 0.1\text{V}$.




FIGURE 2-34: Total Harmonic Distortion (THD) + Noise vs. Frequency.

2.5 Time Response

Note: Unless otherwise indicated, $T_A = 25\text{ }^\circ\text{C}$, $V_{DD} = 3.5\text{V}$, $V_{SS} = \text{GND}$, $V_{CM} = 0.1\text{V}$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 2\text{ k}\Omega$ to V_L and $C_L = 20\text{ pF}$.




FIGURE 2-35: MCP60811/1U/3 Shows no Input Phase Reversal with Overdrive.




FIGURE 2-38: Inverting Small Signal Step Response.




FIGURE 2-36: Noninverting Small Signal Step Response.




FIGURE 2-39: Inverting Large Signal Step Response.




FIGURE 2-37: Noninverting Large Signal Step Response.




FIGURE 2-40: Slew Rate vs. Ambient Temperature.

MCP60811/1U/3

Note: Unless otherwise indicated, $T_A = 25\text{ }^\circ\text{C}$, $V_{DD} = 3.5\text{V}$, $V_{SS} = \text{GND}$, $V_{CM} = 0.1\text{V}$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 2\text{ k}\Omega$ to V_L and $C_L = 20\text{ pF}$.




FIGURE 2-41: Maximum Output Voltage Swing vs. Frequency.




FIGURE 2-42: Output Overdrive Recovery Time vs. Noise Gain.

2.6 Capacitive Loads

Note: Unless otherwise indicated, $T_A = 25\text{ }^\circ\text{C}$, $V_{DD} = 3.5\text{V}$, $V_{SS} = \text{GND}$, $V_{CM} = 0.1\text{V}$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 2\text{ k}\Omega$ to V_L and $C_L = 20\text{ pF}$.




FIGURE 2-43: Recommended R_{ISO} vs. Normalized Capacitive Load (see [Section 4.2.4, Capacitive Loads](#)).

MCP60811/1U/3

3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in [Table 3-1](#).

TABLE 3-1: PIN FUNCTION TABLE

MCP60811	MCP60811U	MCP60813	Symbol	Description
SOT-23	SC70	SOT-23		
1	4	1	V_{OUT}	Output
4	3	4	V_{IN-}	Inverting Input
3	1	3	V_{IN+}	Noninverting Input
5	5	6	V_{DD}	Positive Power Supply
2	2	2	V_{SS}	Negative Power Supply
—	—	5	SHDN	Shut Down

3.1 Analog Outputs

Output pin is a low-impedance voltage source.

3.2 Analog Inputs

Noninverting and inverting inputs are high-impedance CMOS inputs with low bias currents.

3.3 Shutdown Digital Input

This is a CMOS, Schmitt-triggered input that places MCP6081X into a Low-Power standby mode. The internal trim values are kept active, but the operational amplifier is disabled. Power-on Reset (POR) must be on (power is up) for t_{PON_TR} before SHDN is enabled (see [Figure 1-3](#)). SHDN is disabled once POR is off (power is down).

3.4 Power Supply Pins

For normal operation, the positive power supply (V_{DD}) is from 2.2V to 5.5V higher than the negative power supply (V_{SS}). Also, the output voltage (V_{OUT}) is between V_{SS} and V_{DD} , while the common mode input voltage (V_{CM}) range is larger (see V_{CML} and V_{CMH} specifications and [Figure 2-19](#)).

Typically, these parts are used in a single (positive) supply configuration. In this case, V_{SS} is connected to ground and V_{DD} is connected to the supply. V_{DD} needs a bypass capacitor.

Dual (or split) supply configurations connect the V_{DD} and V_{SS} pins to their respective supply voltages. The supply also has a circuit ground connection. Both V_{DD} and V_{SS} need bypass capacitors.

NOTES:

MCP60811/1U/3

4.0 APPLICATION INFORMATION

The MCP6081X family of operational amplifiers is manufactured using a state-of-the-art complementary metal-oxide semiconductor (CMOS) process and is specifically designed for low-cost, high speed and DC precision.

4.1 Operational Amplifier Operation

4.1.1 ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are independent of each other. All of them must be enforced by the user. Being at, or near, two or more absolute maximum ratings at the same time may decrease MCP6081X reliability. For more details, see [Section 1.1, Absolute Maximum Ratings](#).

4.1.2 RAIL-TO-RAIL INPUTS

4.1.2.1 Phase Reversal

MCP6081X is designed to prevent phase reversal when the input pins exceed the supply voltages. [Figure 2-35](#) shows the input voltage exceeding the supply voltage without any phase reversal.

4.1.2.2 Input Voltage and Current Limits

Electrostatic discharge (ESD) protection on the inputs can be depicted as shown in [Figure 4-1](#). This structure was selected to protect the input transistors and to minimize input bias current (I_B). The input ESD diodes clamp the inputs when they try to go more than a single diode drop below V_{SS} or more than a single diode drop above V_{DD} .




FIGURE 4-1: Simplified Analog Input ESD Structures.

To prevent damage and/or improper operation of the MCP6081X amplifiers, the circuit must limit the currents (and voltages) at the input pins (see [Section 1.1, Absolute Maximum Ratings](#)). [Figure 4-2](#) shows the recommended approach to protecting these inputs. Resistors R_1 and R_2 limit the possible currents at the input pins.




FIGURE 4-2: Protecting the Analog Inputs.

A significant amount of current can flow out of the inputs (through the ESD diodes) when V_{CM} is below V_{SS} (see [Figure 2-18](#)).

The differential input voltage ($V_{DM} = V_{IN+} - V_{IN-}$) needs to be limited for normal operations. Keep its magnitude below 0.5V. Reasons that this limit may be exceeded include operating voltages outside of their operating limits and input signals with very fast rise or fall rates.

4.1.3 INPUT ERRORS

The input offset voltage (V_{OS}) is trimmed at $V_{CM} = 0.1V$ and $V_{CM} = V_{DD} - 0.5V$, which gives good V_{OS} and CMRR.

Reducing stresses (mechanical, thermal and electrical) improves input offset aging. This benefits applications with long lifetimes and calibration requirements benefit.

The input bias current (I_B) and input offset current (I_{OS}) are low across temperature. They support many applications.

4.1.4 RAIL-TO-RAIL OUTPUTS

4.1.4.1 Output Voltage Limits

Figure 2-20 and Figure 2-21 show typical values of output headroom versus output current and temperature. Figure 2-42 shows the output overdrive versus temperature behavior of these parts.

4.1.4.2 Output Current Limits

Large output currents, in some cases, may increase the internal junction temperature (T_J) of the output stage too high. For reliable operations, limit the circuit's output current. For details, see Section 1.1, [Absolute Maximum Ratings](#).

Figure 4-3 show the quantities used in the following power calculations for a single operational amplifier. R_{SER} is 0Ω in most applications. Higher values can be used to limit I_{OUT} . V_{OUT} is the operational amplifier's output voltage, V_L is the voltage at the load and V_{LG} is the load's ground point. V_{SS} is usually ground (0V). The input currents are assumed to be negligible.




FIGURE 4-3: Diagram for Power Calculations.

The currents shown in Figure 4-3 are calculated using Equation 4-1.

EQUATION 4-1:

$$I_{OUT} = I_L = \frac{V_{OUT} - V_{LG}}{R_{SER} + R_L}$$

$$I_{DD} \approx I_Q + \max(0, I_{OUT})$$

$$I_{SS} \approx -I_Q + \min(0, I_{OUT})$$

Where:

I_{OUT} = Output Current (mA)

I_L = Load Current (mA)

V_{OUT} = Output Voltage (V)

V_{LG} = Load Ground Point Voltage (V)

R_{SER} = Series Resistance (k Ω)

R_L = Load Resistance (k Ω)

I_{DD} = Positive Supply Current (mA)

I_Q = Quiescent Supply Current (mA)

I_{SS} = Negative Supply Current (mA)

The instantaneous operational amplifier power ($P_{OA}(t)$), R_{SER} power ($P_{RSER}(t)$) and load power ($P_L(t)$) are determined as shown in Equation 4-2.

EQUATION 4-2:

$$P_{OA}(t) = I_{DD}(V_{DD} - V_{OUT}) + I_{SS}(V_{SS} - V_{OUT})$$

$$P_{RSER}(t) = I_{OUT}^2 \times R_{SER}$$

$$P_L(t) = I_L^2 \times R_L$$

Where:

$P_{OA}(t)$ = Instantaneous Operational Amplifier Power (W)

I_{DD} = Positive Supply Current (mA)

V_{DD} = Positive Supply Voltage (V)

V_{OUT} = Output Voltage (V)

I_{SS} = Negative Supply Current (mA)

V_{SS} = Negative Supply Voltage (V)

$P_{RSER}(t)$ = R_{SER} Power (W)

R_{SER} = Series Resistance (k Ω)

$P_L(t)$ = Load Power (W)

I_L = Load Current (mA)

R_L = Load Resistance (k Ω)

The maximum operational amplifier power dissipation, with resistive loads, occurs when V_{OUT} is halfway between V_{DD} and V_{LG} or halfway between V_{SS} and V_{LG} , as shown in Equation 4-3.

EQUATION 4-3:

$$P_{OAm} \leq \frac{\max^2(V_{DD} - V_{LG}, V_{LG} - V_{SS})}{4(R_{SER} + R_L)}$$

Where:

P_{OAm} = Maximum Power Dissipation (W)

V_{DD} = Positive Supply Voltage (V)

V_{LG} = Load Ground Point Voltage (V)

V_{SS} = Negative Supply Voltage (V)

R_{SER} = Series Resistance (k Ω)

R_L = Load Resistance (k Ω)

MCP60811/1U/3

The maximum ambient to junction temperature rise (ΔT_{JA}) and junction temperature (T_J) is calculated by summing the power dissipation for all operational amplifiers in the same package ($\sum P_{OAmix}$), the ambient temperature (T_A) and the package thermal resistance (θ_{JA}) found in [Table 1-3](#). The calculation is show in [Equation 4-4](#).

EQUATION 4-4:

$$\Delta T_{JA} = \theta_{JA} \times \sum P_{OAmix}$$
$$T_J = T_A + \Delta T_{JA}$$

Where:

- ΔT_{JA} = Maximum Ambient To Junction Temperature Rise ($^{\circ}\text{C}$)
- θ_{JA} = Package Thermal Resistance ($^{\circ}\text{C}/\text{W}$)
- P_{OAmix} = Maximum Operational Amplifier Power Dissipation (W)
- T_J = Junction Temperature ($^{\circ}\text{C}$)
- T_A = Ambient Temperature ($^{\circ}\text{C}$)

4.1.5 TRIMMED I_Q

I_Q is trimmed and is reasonably flat across temperature (T_A) and supply voltage ($V_{DD} - V_{SS}$) as shown in [Figure 2-23](#). This reduces P_{OAmix} in an application. I_Q increases at higher V_{CM} levels (see [Figure 2-24](#)).

4.1.6 EMI REJECTION RATIO (EMIRR)

Electromagnetic interference (EMI) is the disturbance that affects an electrical circuit, due to either electromagnetic induction or radiation, emitted from an external source.

EMIRR helps describe the EMI robustness of an operational amplifier to an interfering radio frequency (RF) signal. The common errors caused by EMI in circuits are a shift in input offset voltage (V_{OS}), due to nonlinearities at the input and interference at high frequencies. EMIRR compares the change in V_{OS} to the RF signal's peak voltage as shown in [Equation 4-5](#).

EQUATION 4-5:

$$EMIRR(dB) = 20 \cdot \log \frac{V_{RF}}{\Delta V_{OS}}$$

Where:

- $EMIRR$ = Electromagnetic Interference Rejection Ratio (dB)
- V_{RF} = Interfering RF Signal's peak voltage (V_{PK}) (V)
- ΔV_{OS} = Input Offset Voltage Aging

Internal passive filters improve EMIRR, but proper PCB layout techniques are also necessary for best overall performance.

4.2 Circuit Design

4.2.1 SUPPLY BYPASS

For a positive single supply ($V_{SS} = 0V$ and $V_{DD} > V_{SS}$), the V_{DD} pin needs a local bypass capacitor (usually 10 nF to 100 nF) within 2 mm of the V_{DD} pin. This gives good high-frequency performance. It also needs a bulk capacitor (usually 1 μF or larger) within 10 mm. This provides for large, slow currents. In some cases, but not all, this bulk capacitor can be shared with nearby analog parts.

For split or dual supplies ($V_{SS} < 0V < V_{DD}$), both the V_{DD} pin and the V_{SS} pin need bypass capacitors as previously described.

4.2.2 PCB SURFACE LEAKAGE

In applications where maintaining low input currents is critical, Printed Circuit Board (PCB) leakage currents must be minimized. These PCB leakage currents are mainly caused by humidity, dust or other contaminants on PCB surfaces.

The following techniques can reduce PCB leakage currents:

- Place critical input traces in inner layers
- Use conformal coating
- Use guard rings where possible (packages with tightly spaced pins can limit this approach)

4.2.3 LOW OFFSETS

4.2.3.1 Input Offset Voltage Errors

The data sheet parameters that describe DC voltage errors at the operational amplifier's input act as an increase of the voltage at the noninverting input (see [Figure 4-4](#)). These parameters are: V_{OS} , TC_1 , TC_2 , $CMRR$, $PSRR$ and A_{OL} (see the [DC Electrical Specifications](#) table).




FIGURE 4-4: Operational Amplifier Feedback Network.

The combined errors are shown in [Equation 4-6](#).

EQUATION 4-6:

$$V_{OST} = V_{OS} + TC_1(T_A - 25^\circ C) + TC_2(T_A - 25^\circ C)^2 + \frac{\Delta V_{CM}}{CMRR} + \frac{\Delta V_{OUT}}{A_{OL}} + \frac{\Delta(V_{DD} - V_{SS})}{PSRR}$$

Where:

- V_{OST} = Total Input Offset Voltage (error) (V)
- V_{OS} = Input Offset Voltage (V)
- TC_1 = Input Offset Drift with Temperature Coefficient ($\mu V/^\circ C$)
- TC_2 = Input Offset Quadratic Temperature Coefficient ($\mu V/^\circ C$)
- T_A = Ambient Temperature ($^\circ C$)
- ΔV_{CM} = Common Mode Input Voltage Drift (V)
- $CMRR$ = Common Mode Rejection Ratio (dB)
- ΔV_{OUT} = Output Voltage Drift (V)
- A_{OL} = DC Open-Loop Gain ($\mu V/V$)
- V_{DD} = Positive Supply Voltage (V)
- V_{SS} = Negative Supply Voltage (V)
- $PSRR$ = Power Supply Rejection Ratio (dB)

$\frac{1}{CMRR}$, $\frac{1}{A_{OL}}$ and $\frac{1}{PSRR}$ are measured in $\mu V/V$ (for example, a value of $\pm 100 \mu V/V$ corresponds to 80 dB).

MCP60811/1U/3

The error referred to operational amplifier's output voltage, V_{OERR} , is shown in [Equation 4-7](#).

EQUATION 4-7:

$$V_{OERR} = G_N \cdot V_{OST}$$

$$G_N = 1 + \frac{R_F}{R_G}$$

Where:

V_{OERR} = Total Output Offset Voltage (error) (V)

G_N = Noise Gain (V/V)

V_{OST} = Total Input Offset Voltage (error) (V)

R_F = Feedback Resistance (k Ω)

R_G = Gain Resistance (k Ω)

Mechanical stresses affecting the operational amplifier change the input offset voltage. Standard techniques to minimize stresses on the PCB also minimize this issue.

4.2.3.2 Input Bias Current Errors

The Input Bias Current (I_B) and the Input Offset Current (I_{OS}) cause voltage drops across resistors in the circuit, resulting in increased voltage errors. Considering these currents are positive when they enter the operational amplifier, the voltage errors present in the circuit shown in [Figure 4-4](#) are determined using [Equation 4-8](#).

EQUATION 4-8:

$$V_{TIBE} = R_F \parallel R_G \cdot \left(I_B - \frac{I_{OS}}{2} \right) - R_N \cdot \left(I_B + \frac{I_{OS}}{2} \right)$$

$$V_{TOBE} = G_N \cdot V_{TIBE}$$

Where:

V_{TIBE} = Total Input Bias Current Error

R_F = Feedback Resistance (k Ω)

R_G = Gain Resistance (k Ω)

I_B = Input Bias Current (pA)

I_{OS} = Input Offset Current (pA)

R_N = Noise Resistance (k Ω)

V_{TOBE} = Total Output Bias Current Error

G_N = Noise Gain (V/V)

Note that the PCB leakage currents discussed in [Section 4.2.2, PCB Surface Leakage](#) add additional DC errors to the circuit. These errors depend on where these currents are injected into the circuit. Standard circuit analysis techniques give the output error.

4.2.4 CAPACITIVE LOADS

Driving large capacitive loads can result in stability problems for operational amplifiers. As the load capacitance (C_L) increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the signal's frequency response and overshoot and ringing in the step response. A unity-gain buffer ($G = +1$ V/V) is the most sensitive to capacitive loads, though all gains show the same general behavior. See [Section 2.6, Capacitive Loads](#) for plots of typical behavior.

When driving large capacitive loads (e.g., $C_L > 30$ pF when $G = +1$ V/V), a small series resistor at the output (R_{ISO} in [Figure 4-5](#)) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. In this situation, the bandwidth is generally lower than the bandwidth with no capacitive load.




FIGURE 4-5: *Compensating a Capacitive Load (C_L) with R_{ISO} .*

[Figure 2-43](#) gives recommended R_{ISO} values for different capacitive loads and gains. The x-axis is the normalized load capacitance (C_L/G_N), where G_N is the circuit's Noise Gain. For noninverting gains, the Noise Gain and the Signal Gain are equal. For inverting gains, $G_N = 1 + |\text{Signal Gain}|$. For example, a Signal Noise of -1 V/V gives $G_N = +2$ V/V.

Select the value of R_{ISO} for the circuit. Double-check the resulting frequency response peaking and step response overshoot. Modify the value of R_{ISO} until the response is reasonable. Bench evaluation of the effect of R_{ISO} on a specific PCB design is important.

4.2.5 ESTIMATING THE BANDWIDTH

The three most common operational amplifier circuits are represented by [Figure 4-6](#):

- Noninverting Gain ($R_{PF} = \text{open}$ and V_{IM} grounded)
- Inverting Gain ($R_{PF} = \text{open}$ and V_{IP} grounded)
- Differential Gain




FIGURE 4-6: Common Operational Amplifier Configurations.

The Noise Gain and the Small Signal Bandwidth are determined using [Equation 4-9](#).

EQUATION 4-9:

$$G_N = 1 + \frac{R_F}{R_G}$$

$$BW \approx \frac{GBWP}{G_N}, (G_N > 2)$$

Where:

- G_N = Noise Gain (V/V)
- R_F = Feedback Resistance (k Ω)
- R_G = Gain Resistance (k Ω)
- BW = Bandwidth (Hz)
- $GBWP$ = Gain-bandwidth product (Hz)

The Full Power Bandwidth (FPBW) is the frequency where a large output sine wave's maximum slope equals the Slew Rate (SR), as shown in [Equation 4-10](#).

EQUATION 4-10:

$$FPBW \approx \frac{|SR|}{\pi V_{OPP}}$$

Where:

- $FPBW$ = Full Power Bandwidth (Hz)
- SR = Slew Rate (V/ μ s)
- V_{OPP} = Peak-to-Peak Output Voltage (V_{P-P})

For accurate AC gains, set the bandwidth higher than the input signal's bandwidth (for example, a 10:1 ratio). For low harmonic distortion, set FPBW higher than the bandwidth (for example, a 3:1 ratio).

4.2.6 MODIFYING MCP6081X AC GAINS AND STEP RESPONSES

In some low gain applications, the dynamic response of the operational amplifier needs to have:

- Lower AC gain peaking
- Lower step response overshoot and ringing

The best way to achieve these requirements is to improve the feedback loop's stability. This results in more consistent behavior across temperature and lower variations in the behavior of the operational amplifier.

4.2.6.1 Stability Improvement for Low Gains

The circuit in [Figure 4-7](#) represents both inverting and noninverting gain amplifiers using a single operational amplifier (U_1). For inverting gains, V_{IM} is the input signal and V_{IP} is a DC voltage (for example, $V_{DD}/2$). For noninverting gains, V_{IP} is the input signal and V_{IM} is the DC voltage (for example, $V_{DD}/2$).




FIGURE 4-7: Operational Amplifier Gain Schematic with Stability Compensation.

[Figure 4-7](#) depicts the following:

- C_N and C_G are capacitances at the operational amplifier's input pins, including C_{CM} and parasitic capacitances
- C_F is the parasitic capacitance of R_F :
 - The pole $1/(2\pi \cdot R_F \cdot C_F)$ needs to be fast enough to minimize its effect on the response
- C_L is the load capacitance and includes the PCB parasitic capacitance
- R_N reduces input bias DC current errors and adds a low-pass filter pole to noninverting gain responses
- R_G and R_F set the low frequency signal gain (G):
 - For inverting gains, $G = -R_F/R_G$
 - For noninverting gains, $G = 1 + R_F/R_G$
- R_X and C_X improve stability by increasing the high frequency noise gain: $G_N = 1 + R_F/R_G + R_F/R_X$
 - C_X improves the DC offset and noise at V_{OUT}

MCP60811/1U/3

Minimize the capacitances C_G and C_L . Use narrow and short PCB traces to connect signals to MCP6081X. Design the ground system and select components for low parasitic capacitance. If C_L must be significantly higher than the nominal 20 pF, then add the resistor R_{ISO} (see [Section 4.2.4, Capacitive Loads](#)).

Use low values for R_F and R_G . Start with the following value for R_F , as shown in [Equation 4-11](#). Adjust R_F and R_G for the desired response.

EQUATION 4-11:

$$R_F \leq \frac{G_N}{4\pi \cdot C_G \cdot GBWP}$$

Where:

- R_F = Feedback Resistance (k Ω)
- G_N = Noise Gain (V/V)
- C_G = Gain Capacitance (pF)
- $GBWP$ = Gain-bandwidth product (Hz)

If R_F and R_G need to have high enough values to cause dynamic response problems, increase G_N :

- Start with $R_X \approx R_F$
- Adjust R_X for the desired response and keep C_X as shown in [Equation 4-12](#)

EQUATION 4-12:

$$C_X \geq \frac{G_N}{\pi \cdot R_F \cdot GBWP}$$

Where:

- C_X = Capacitance (pF)
- G_N = Noise Gain (V/V)
- R_F = Feedback Resistance (k Ω)
- $GBWP$ = Gain-bandwidth product (Hz)

4.2.6.2 Adjusting the Design

It is important to simulate the circuit and to verify the design. Include all of the significant capacitances and inductances, as well as the parasitic ones.

Use bench measurements to finish the verification. Ensure to check the performance across temperature.

4.2.7 POWER UP/DOWN

The **Power Up/Down** section of the [AC Electrical Specifications](#) table defines how I_Q and V_{OUT} behave when power pin (V_{DD}) turns MCP6081X on and off, using the internal POR circuit.

When powered up, MCP6081X quickly becomes operational (t_{PONIQ} and t_{PON}). It uses extra current (I_{Q_TR}) for a short time (t_{PON_TR}) to complete the internal trims. During this time, V_{OS} and I_Q settle to their final values.

When powered down, MCP6081X quickly shuts down. (t_{POFFIQ} and t_{POFF}). Once off, $I_Q = 0$, since $V_{DD} = V_{SS}$.

When powering up and down, make sure that V_{DD} ramps up and down smoothly and quickly between 0V and 2.2V. This assists the internal digital circuitry to operate as specified.

4.2.8 SHUTDOWN PIN

The **Shutdown** section of the [AC Electrical Specifications](#) table defines how I_Q and V_{OUT} behave when the Shutdown Pin (SHDN) is brought up (off, with low I_Q) and down (on, with normal operation).

At initial power up, MCP6081X is kept in the enabled state (for t_{PON_TR} – see [Figure 1-3](#)) to load all of the internal trim registers from the nonvolatile memory. Once this completes, control is passed to the SHDN pin. At power down, the shutdown function is disabled and the internal trim registers lose their values.

When SHDN turns MCP6081X off, the quiescent current reaches a very low level (I_{SS_SD}), that saves power.

When SHDN turns MCP6081X on, the operational amplifier quickly reaches normal operation (all trims are complete) without needing extra current (I_{Q_TR}) or time (t_{PON_TR}) to complete the internal trims. For these reasons, using the SHDN pin may be preferred in some applications.

While in shutdown, the operational amplifier no longer controls V_{OUT} . The resistors and other voltage sources present in the circuit set V_{DM} ($V_{DM} = V_{IN+} - V_{IN-}$). To support low input offset voltage (V_{OS}) aging, ensure V_{DM} is near 0 mV while in shutdown.

4.2.9 NOISE

Figure 2-31 shows the Input Noise Voltage Density across frequency, $e_{ni}(f)$. The corresponding Integrated Output Noise Voltage (E_{no}) is the Root Mean Square (RMS) noise seen at the output due to $e_{ni}(f)$ and the Noise Gain across frequency, $G_N(f)$. $G_N(f)$ is the gain from the operational amplifier's noninverting input to its output. E_{no} is calculated using Equation 4-13.

EQUATION 4-13:

$$E_{ni}^2(f_L, f_H) = \int_{f_L}^{f_H} e_{ni}^2(f) \cdot G_N^2(f) df$$

Where:

- E_{ni} = Input Noise Voltage ($\mu\text{V}_{\text{P-P}}$)
- f_L = Low Frequency Limit (Hz)
- f_H = High Frequency Limit (Hz)
- e_{ni} = Input Noise Voltage Density ($\text{nV}/\sqrt{\text{Hz}}$)
- G_N = Noise Gain (V/V)

$e_{ni}(f)$ is measured in $\text{nV}/\sqrt{\text{Hz}}$. E_{ni} has two common units: μV_{RMS} (RMS value) and $\mu\text{V}_{\text{P-P}}$ (Peak-to-Peak value). The E_{ni} specification (in [AC Electrical Specifications](#)) shows units of $\mu\text{V}_{\text{P-P}}$ and a value 6.6 times larger than the RMS value.

MCP60811/1U/3

4.3 Typical Applications

4.3.1 LOW-PASS FILTER

Figure 4-8 is a low-pass active filter using Sallen-Key topology. It has a bandwidth of 250 kHz that takes advantage of the MCP6081X's speed. It also has low sensitivity to component variations. This and other active filters can be easily designed using Microchip's FilterLab® design tool.




FIGURE 4-8: Sallen-Key Low-pass Filter, 250 kHz Bandwidth.

4.3.2 EDGE DETECTOR

Figure 4-9 shows an edge detector based on a high-pass Sallen-Key filter and a low-pass R-C filter. At low frequencies, the high-pass filter produces a gain proportional to f^2 (or the second time derivative of V_{IN}) that emphasizes the time points when there are large changes in the slope of V_{IN} . The low-pass filter limits the impact of random noise and interference.




FIGURE 4-9: Edge Detector Circuit.

The high-pass filter has a second order Butterworth response, with low step response overshoot. Its cutoff frequency is 1.3 MHz and supports the detection of rise and fall times of 0.3 μ s and longer.

The low-pass filter has a cutoff frequency of 5 MHz and supports detection of rise and fall times of 0.3 μ s and longer.

4.3.3 PHOTODIODE DETECTOR

The circuit in Figure 4-10 has a photodiode detector (D) that has parasitic capacitance, C_D and produces an output current, I_D . V_{DB} biases the photodiode detector so that it is either in photovoltaic mode (at 0V, like U_1 's noninverting input) or photoconductive mode (less than 0V). Photovoltaic mode has a linear response to light, while photoconductive mode is faster.




FIGURE 4-10: Photodiode Detector Circuit.

The operational amplifier (U_1) provides gain. The capacitance C_G represents parasitic PCB capacitance and U_1 's input capacitance (C_{CM}).

The gain resistor (R_F) converts I_D to a voltage at pin V_{OUT} . The combination of R_F , C_D and C_G create a noise gain zero at 22.7 kHz that destabilizes the feedback loop if C_F is not of appropriate value. C_F and the parasitic resistance of R_F (for example, 0.15 pF) both stabilize the feedback loop by adding a noise gain pole at 0.74 MHz and set the high frequency noise gain to 15.9 V/V.

The feedback loop's crossover frequency is the operational amplifier's gain-bandwidth product divided by the high frequency noise gain, or 1.6 MHz. Since this is roughly 2.5 times larger than the noise gain pole, the feedback loop is robustly stable.

The signal gain has one pole at 0.74 MHz that is set by R_F and C_F (the same as the noise gain pole).

Use simulations and bench testing to obtain the design goals. Check step response overshoot for stability and random output noise for accuracy.

Other photovoltaic detector circuits come with different trade-offs. The circuit in Figure 4-10 is faster than a circuit that does not require C_F , but needs a much faster operational amplifier. Other implementation details can vary as well.

5.0 DESIGN AIDS

Microchip provides the basic design aids needed for the MCP60811/1U/3 operational amplifiers.

5.1 Analog Demonstration Boards

Microchip offers a broad spectrum of Analog Demonstration and Evaluation Boards that are designed to aid customers achieve faster time to market.

For a complete listing of these boards and their corresponding user's guides and technical information, visit the Microchip website at www.microchipdirect.com.

5.2 Application Notes

The following Microchip Analog Design Notes and Application Notes are available on the Microchip website at www.microchip.com/appnotes and are recommended as supplemental reference resources.

- **AN003** – “*Select the Right Operational Amplifier for your Filtering Circuits*”, DS21821
- **AN722** – “*Operational Amplifier Topologies and DC Specifications*”, DS00722
- **AN723** – “*Operational Amplifier AC Specifications and Applications*”, DS00723
- **AN884** – “*Driving Capacitive Loads With Operational Amplifiers*”, DS00884
- **AN990** – “*Analog Sensor Conditioning Circuits – An Overview*”, DS00990
- **AN1177** – “*Operational Amplifier Precision Design: DC Errors*”, DS01177
- **AN1228** – “*Operational Amplifier Precision Design: Random Noise*”, DS01228
- **AN1297** – “*Microchip’s Operational Amplifier SPICE Macro Models*”, DS01297
- **AN1332** – “*Current Sensing Circuit Concepts and Fundamentals*”, DS01332
- **AN1494** – “*Using MCP6491 Operational Amplifiers for Photodetection Applications*”, DS01494

These applications notes and others are listed in the design guide:

- “*Signal Chain Design Guide*”, DS21825


MCP60811/1U/3

NOTES:


6.0 PACKAGING INFORMATION

6.1 Package Markings


5 Lead SOT-23 (MCP60811)




Example:




5 Lead SC70 (MCP60811U)




Example:



6 Lead SOT-23 (MCP60813)



Example:



Legend:	XX...X	Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.



Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

MCP60811/1U/3

6.2 Package Drawings

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-091-OT Rev H Sheet 1 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Number of Pins	N	5		
Pitch	e	0.95 BSC		
Outside lead pitch	e1	1.90 BSC		
Overall Height	A	0.90	-	1.45
Molded Package Thickness	A2	0.89	-	1.30
Standoff	A1	-	-	0.15
Overall Width	E	2.80 BSC		
Molded Package Width	E1	1.60 BSC		
Overall Length	D	2.90 BSC		
Foot Length	L	0.30	-	0.60
Footprint	L1	0.60 REF		
Foot Angle	θ	0°	-	10°
Lead Thickness	c	0.08	-	0.26
Lead Width	b	0.20	-	0.51

Notes:


- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-091-OT Rev H Sheet 2 of 2

MCP60811/1U/3

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.95 BSC		
Contact Pad Spacing	C		2.80	
Contact Pad Width (X5)	X			0.60
Contact Pad Length (X5)	Y			1.10
Distance Between Pads	G	1.70		
Distance Between Pads	GX	0.35		
Overall Width	Z			3.90

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091-OT Rev H

5-Lead Plastic Small Outline Transistor (LTY) [SC70]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



MCP60811/1U/3

5-Lead Plastic Small Outline Transistor (LTY) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Number of Pins	N	5		
Pitch	e	0.65 BSC		
Overall Height	A	0.80	-	1.10
Standoff	A1	0.00	-	0.10
Molded Package Thickness	A2	0.80	-	1.00
Overall Length	D	2.00 BSC		
Overall Width	E	2.10 BSC		
Molded Package Width	E1	1.25 BSC		
Terminal Width	b	0.15	-	0.40
Terminal Length	L	0.10	0.20	0.46
Lead Thickness	c	0.08	-	0.26

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-061-LTY Rev E Sheet 2 of 2

5-Lead Plastic Small Outline Transistor (LTY) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	C		2.20	
Contact Pad Width	X			0.45
Contact Pad Length	Y			0.95
Distance Between Pads	G	1.25		
Distance Between Pads	Gx	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2061-LTY Rev E

MCP60811/1U/3

6-Lead Plastic Small Outline Transistor (CH, CHY) [SOT-23]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-028D (CH) Sheet 1 of 2

6-Lead Plastic Small Outline Transistor (CH, CHY) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Number of Leads	N	6		
Pitch	e	0.95 BSC		
Outside lead pitch	e1	1.90 BSC		
Overall Height	A	0.90	-	1.45
Molded Package Thickness	A2	0.89	1.15	1.30
Standoff	A1	0.00	-	0.15
Overall Width	E	2.80 BSC		
Molded Package Width	E1	1.60 BSC		
Overall Length	D	2.90 BSC		
Foot Length	L	0.30	0.45	0.60
Footprint	L1	0.60 REF		
Foot Angle	ϕ	0°	-	10°
Lead Thickness	c	0.08	-	0.26
Lead Width	b	0.20	-	0.51

Notes:


- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-028D (CH) Sheet 2 of 2

MCP60811/1U/3

6-Lead Plastic Small Outline Transistor (CH, CHY) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.95 BSC		
Contact Pad Spacing	C		2.80	
Contact Pad Width (X3)	X			0.60
Contact Pad Length (X3)	Y			1.10
Distance Between Pads	G	1.70		
Distance Between Pads	GX	0.35		
Overall Width	Z			3.90

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2028D (CH)

APPENDIX A: REVISION HISTORY

Revision A (March 2024)

- Original release of this document.

MCP60811/1U/3

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>	<u>X⁽¹⁾</u>	<u>-X</u>	<u>/XX</u>	
Device	Tape and Reel Option	Temperature Range	Package	
Device:	MCP60811:	25 MHz Single Operational Amplifier		
	MCP60811U:	25 MHz Single Operational Amplifier		
	MCP60813:	25 MHz Single Operational Amplifier		
Temperature Range:	E	= -40 °C to +125 °C		
Package:	LTY	= 5-Lead Plastic Small Outline Transistor (SC70) *		
	OT	= 5-Lead Plastic Small Outline Transistor (SOT-23)		
	CH	= 6-Lead Plastic Small Outline Transistor (SOT-23)		
	* Y	= Nickel-Palladium-Gold Manufacturing Designator.		
				Examples: a) MCP60811T-E/OT: Tape and Reel, Extended Temperature, 5-Lead SOT-23 b) MCP60811UT-E/LTY: Tape and Reel, Extended Temperature, 5-Lead SC70 c) MCP60813T-E/CH: Tape and Reel, Extended Temperature, 6-Lead SOT-23 Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

MCP60811/1U/3

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <https://www.microchip.com/en-us/support/design-help/client-support-services>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzor, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGA, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-4277-0



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago

Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit

Novi, MI
Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983

Indianapolis

Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles

Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC

Tel: 919-844-7510

New York, NY

Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto

Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820