




NOTE: D1-D16 are not loaded.




Title		Rev
<b>Cmod S7</b>		<b>B.0</b>
		Copyright 2018
Circuit	GENERAL IO	
Doc#	500-376	
Engineer	MTA	
Author	GMA	
Date	3/13/2018	
Sheet#	1 out of 6	





Defaults to SPI Programming



Title <b>Cmod S7</b>		Rev <b>B.0</b> Copyright 2018
Circuit <b>CONFIG, SPI FLASH</b>		
Doc# 500-376		
Engineer MTA		
Author GMA		
Date 3/13/2018		
Sheet# 2 out of 6		
		

IC1B

BANK 14

IO\_0\_14  
 IO\_L4P\_T0\_D04\_14  
 IO\_L4N\_T0\_D05\_14  
 IO\_L5P\_T0\_D06\_14  
 IO\_L5N\_T0\_D07\_14  
 IO\_L6N\_T0\_D08\_VREF\_14  
 IO\_L7P\_T1\_D09\_14  
 IO\_L7N\_T1\_D10\_14  
 IO\_L8P\_T1\_D11\_14  
 IO\_L8N\_T1\_D12\_14  
 IO\_L9P\_T1\_DQS\_14  
 IO\_L9N\_T1\_DQS\_D13\_14  
 IO\_L10P\_T1\_D14\_14  
 IO\_L10N\_T1\_D15\_14  
 IO\_L11P\_T1\_SRCC\_14  
 IO\_L11N\_T1\_SRCC\_14  
 IO\_L12P\_T1\_MRCC\_14  
 IO\_L12N\_T1\_MRCC\_14  
 IO\_L13P\_T2\_MRCC\_14  
 IO\_L13N\_T2\_MRCC\_14  
 IO\_L14P\_T2\_SRCC\_14  
 IO\_L14N\_T2\_SRCC\_14  
 IO\_L16N\_T2\_D31\_14  
 IO\_L17P\_T2\_D30\_14  
 IO\_L17N\_T2\_D29\_14  
 IO\_L18P\_T2\_D28\_14  
 IO\_L18N\_T2\_D27\_14  
 IO\_L19P\_T3\_D26\_14  
 IO\_L19N\_T3\_D25\_VREF\_14  
 IO\_L20P\_T3\_D24\_14  
 IO\_L20N\_T3\_D23\_14  
 IO\_L21P\_T3\_DQS\_14  
 IO\_L21N\_T3\_DQS\_D22\_14  
 IO\_L22P\_T3\_D21\_14  
 IO\_L22N\_T3\_D20\_14  
 IO\_L23P\_T3\_D19\_14  
 IO\_L23N\_T3\_D18\_14  
 IO\_L24P\_T3\_D17\_14  
 IO\_L24N\_T3\_D16\_14  
 IO\_25\_14

J11 PIO31  
 K14 PIO27  
 L15 PIO23  
 J15 PIO28  
 K15 UART\_TXD\_IN  
 L12 UART\_RXD\_OUT  
 L13 PIO29  
 L14 PIO26  
 M13 PIO30  
 N13 PIO18  
 M14 PIO22  
 M15 PIO21  
 N14 PIO20  
 N15 PIO19  
 P14 PIO16  
 P15 PIO17  
 R13  
 R14  
 M9 GCLK  
 M10 R75 49.9  
 M12  
 P12  
 R9  
 R10  
 R11  
 R12  
 M7  
 M8  
 N6  
 N7  
 N8  
 N9  
 R7  
 R8  
 P6  
 P7  
 R5  
 R6  
 L10

GCLK USB\_12MHZ  
 R75 49.9

XC7S25-1CSGA225C

IC1C

BANK 15

IO\_0\_15  
 IO\_L1P\_T0\_AD0P\_15  
 IO\_L1N\_T0\_AD0N\_15  
 IO\_L2P\_T0\_AD8P\_15  
 IO\_L2N\_T0\_AD8N\_15  
 IO\_L3P\_T0\_DQS\_AD1P\_15  
 IO\_L3N\_T0\_DQS\_AD1N\_15  
 IO\_L4P\_T0\_AD9P\_15  
 IO\_L4N\_T0\_AD9N\_15  
 IO\_L5P\_T0\_AD2P\_15  
 IO\_L5N\_T0\_AD2N\_15  
 IO\_L6P\_T0\_15  
 IO\_L6N\_T0\_VREF\_15  
 IO\_L7P\_T1\_AD10P\_15  
 IO\_L7N\_T1\_AD10N\_15  
 IO\_L8P\_T1\_AD3P\_15  
 IO\_L8N\_T1\_AD3N\_15  
 IO\_L9P\_T1\_DQS\_AD11P\_15  
 IO\_L9N\_T1\_DQS\_AD11N\_15  
 IO\_L10P\_T1\_AD4P\_15  
 IO\_L10N\_T1\_AD4N\_15  
 IO\_L11P\_T1\_SRCC\_AD12P\_15  
 IO\_L11N\_T1\_SRCC\_AD12N\_15  
 IO\_L12P\_T1\_MRCC\_AD5P\_15  
 IO\_L12N\_T1\_MRCC\_AD5N\_15  
 IO\_L13P\_T2\_MRCC\_15  
 IO\_L13N\_T2\_MRCC\_15  
 IO\_L14P\_T2\_SRCC\_15  
 IO\_L14N\_T2\_SRCC\_15  
 IO\_L15P\_T2\_DQS\_15  
 IO\_L15N\_T2\_DQS\_15  
 IO\_L16P\_T2\_15  
 IO\_L16N\_T2\_15  
 IO\_L17P\_T2\_15  
 IO\_L17N\_T2\_15  
 IO\_L18P\_T2\_15  
 IO\_L18N\_T2\_15  
 IO\_L19P\_T3\_15  
 IO\_L19N\_T3\_VREF\_15  
 IO\_L20P\_T3\_15  
 IO\_L20N\_T3\_15  
 IO\_L21P\_T3\_DQS\_15  
 IO\_L21N\_T3\_DQS\_15  
 IO\_L22P\_T3\_15  
 IO\_L22N\_T3\_15  
 IO\_L23P\_T3\_15  
 IO\_L23N\_T3\_15  
 IO\_L24P\_T3\_RS1\_15  
 IO\_L24N\_T3\_RS0\_15  
 IO\_25\_15

D11  
 C6  
 C7  
 D7  
 D8  
 B6  
 A7  
 C8  
 C9  
 A5  
 A6  
 A8  
 A9  
 D9  
 D10  
 C10  
 B10  
 B9  
 A10  
 B11  
 B12  
 A11 AIN33\_P  
 A12 AIN33\_N  
 A13 AIN32\_P  
 A14 AIN32\_N  
 B13  
 B14  
 C15  
 B15  
 C13  
 C14  
 D12  
 D13  
 F11  
 E11  
 E12  
 E13  
 E14  
 D15  
 G15  
 F15  
 F14  
 E15  
 G13  
 G14  
 G11  
 G12  
 H12  
 H13  
 H11

XC7S25-1CSGA225C

IC1D


BANK 34

IO\_0\_34  
 IO\_L1P\_T0\_34  
 IO\_L1N\_T0\_34  
 IO\_L2P\_T0\_34  
 IO\_L2N\_T0\_34  
 IO\_L3P\_T0\_DQS\_34  
 IO\_L3N\_T0\_DQS\_34  
 IO\_L4P\_T0\_34  
 IO\_L4N\_T0\_34  
 IO\_L5P\_T0\_34  
 IO\_L5N\_T0\_34  
 IO\_L6P\_T0\_34  
 IO\_L6N\_T0\_VREF\_34  
 IO\_L7P\_T1\_34  
 IO\_L7N\_T1\_34  
 IO\_L8P\_T1\_34  
 IO\_L8N\_T1\_34  
 IO\_L9P\_T1\_DQS\_34  
 IO\_L9N\_T1\_DQS\_34  
 IO\_L10P\_T1\_34  
 IO\_L10N\_T1\_34  
 IO\_L11P\_T1\_SRCC\_34  
 IO\_L11N\_T1\_SRCC\_34  
 IO\_L12P\_T1\_MRCC\_34  
 IO\_L12N\_T1\_MRCC\_34  
 IO\_L13P\_T2\_MRCC\_34  
 IO\_L13N\_T2\_MRCC\_34  
 IO\_L14P\_T2\_SRCC\_34  
 IO\_L14N\_T2\_SRCC\_34  
 IO\_L15P\_T2\_DQS\_34  
 IO\_L15N\_T2\_DQS\_34  
 IO\_L16P\_T2\_34  
 IO\_L16N\_T2\_34  
 IO\_L17P\_T2\_34  
 IO\_L17N\_T2\_34  
 IO\_L18P\_T2\_34  
 IO\_L18N\_T2\_34  
 IO\_L19P\_T3\_34  
 IO\_L19N\_T3\_VREF\_34  
 IO\_L20P\_T3\_34  
 IO\_L20N\_T3\_34  
 IO\_L21P\_T3\_DQS\_34  
 IO\_L21N\_T3\_DQS\_34  
 IO\_L22P\_T3\_34  
 IO\_L22N\_T3\_34  
 IO\_L23P\_T3\_34  
 IO\_L23N\_T3\_34  
 IO\_L24P\_T3\_34  
 IO\_L24N\_T3\_34  
 IO\_25\_34

G4 PIO48  
 A4 PIO47  
 A3 PIO42  
 B2 PIO41  
 A2 PIO46  
 B4 PIO45  
 B3 PIO44  
 C1 PIO43  
 B1 PIO40  
 C5  
 B5  
 D2 BTNO  
 D1 BTNT  
 D4  
 C4  
 E2 LED1  
 E1 LED4  
 E3  
 D3 LED0\_G  
 F2 LED0\_R  
 F1 LED0\_B  
 F4 JA10  
 F3 JA4  
 H1 JA8  
 G1 JA9  
 H4 JA3  
 H3 JA7  
 J2 JA1  
 H2 JA2  
 T4  
 T3  
 K1 LED2  
 J1 LED3  
 K3  
 K2  
 M1  
 L1 PIO01  
 M4 PIO02  
 N2 PIO03  
 M3 PIO04  
 N1 PIO05  
 P3 PIO06  
 N3 PIO07  
 N1 PIO08  
 R4  
 R3  
 R2  
 P2  
 N4

XC7S25-1CSGA225C

Title <b>Cmod S7</b>		Rev <b>B.0</b> Copyright 2018
Circuit FPGA BANKS		
Doc# 500-376		
Engineer MTA		
Author GMA		
Date 3/13/2018		
Sheet# 3 out of 6		




Title		Rev
Cmod S7		B.0
		Copyright 2018
Circuit	FPGA POWER	
Doc#	500-376	
Engineer	MTA	
Author	GMA	
Date	3/13/2018	
Sheet#	4 out of 6	



This Page Left Intentionally Blank.

Title	<b>Cmod S7</b>	Rev	<b>B.0</b> Copyright 2018
Circuit	USB PROG/UART		
Doc#	500-376		
Engineer	MTA		
Author	GMA		
Date	3/13/2018		
Sheet#	5 out of 6		

Note: VU must be between 4.5 and 5.5V for safe operation.



Title		Rev
Cmod S7		B.0
Circuit		POWER
Doc#	500-376	Copyright 2018
Engineer	MTA	
Author	GMA	
Date	3/13/2018	
Sheet#	6 out of 6	

